@@ -273,9 +273,13 @@ module redmule_inst_decoder
273273
274274 unique case (cur_issue[i].instr[6 : 0 ])
275275 MCNFIG : begin
276- config_d[i].m_size = cur_register[i].rs[0 ][15 : 0 ];
277- config_d[i].n_size = cur_register[i].rs[1 ][31 : 0 ];
278- config_d[i].k_size = cur_register[i].rs[0 ][31 : 16 ];
276+ config_d[i].m_size = cur_register[i].rs[0 ][15 : 0 ];
277+ config_d[i].n_size = cur_register[i].rs[1 ][15 : 0 ];
278+ config_d[i].k_size = cur_register[i].rs[0 ][31 : 16 ];
279+ config_d[i].receive_x = cur_register[i].rs[1 ][16 ];
280+ config_d[i].send_x = cur_register[i].rs[1 ][17 ];
281+ config_d[i].receive_w = cur_register[i].rs[1 ][18 ];
282+ config_d[i].send_w = cur_register[i].rs[1 ][19 ];
279283 end
280284 MARITH : begin
281285 config_d[i].x_addr = cur_register[i].rs[0 ][31 : 0 ];
@@ -285,12 +289,8 @@ module redmule_inst_decoder
285289 // assign config_d[i].red_init = reg_file_i.hwpe_params[MACFG][16]; FIXME
286290 // assign config_d[i].red_op = red_op_t'(reg_file_i.hwpe_params[MACFG][15:14]); FIXME
287291 config_d[i].gemm_ops = GEMM ;
288- config_d[i].gemm_input_fmt = cur_issue[i].instr[ 9 : 7 ];
289- config_d[i].gemm_output_fmt = cur_issue[i].instr[ 9 : 7 ];
290- config_d[i].receive_x = cur_issue[i].instr[13 ];
291- config_d[i].send_x = cur_issue[i].instr[14 ];
292- config_d[i].receive_w = cur_issue[i].instr[25 ];
293- config_d[i].send_w = cur_issue[i].instr[26 ];
292+ config_d[i].gemm_input_fmt = cur_issue[i].instr[9 : 7 ];
293+ config_d[i].gemm_output_fmt = cur_issue[i].instr[9 : 7 ];
294294 end
295295 endcase
296296 end
0 commit comments