We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b48fc58 commit 1333319Copy full SHA for 1333319
core/execution/register_trt_op.cpp
@@ -15,7 +15,7 @@ std::vector<at::Tensor> RunCudaEngine(nvinfer1::IExecutionContext* ctx, std::pai
15
std::vector<at::Tensor> contig_inputs{};
16
contig_inputs.reserve(inputs.size());
17
for (size_t i = 0; i < inputs.size(); i++) {
18
- auto dims = core::util::toDimsPad(inputs[i].sizes(), 4);
+ auto dims = core::util::toDimsPad(inputs[i].sizes(), 1);
19
auto shape = core::util::toVec(dims);
20
contig_inputs.push_back(inputs[i].to(at::kCUDA).view(shape).contiguous());
21
LOG_DEBUG("In shape:" << shape);
0 commit comments