1
- From 23712ff626db16793d428dddcb530f9e5faaa073 Mon Sep 17 00:00:00 2001
2
- From: Adrian Lundell <adrian.lundell @arm.com>
3
- Date: Thu, 3 Apr 2025 14:25:52 +0200
4
- Subject: [PATCH] Move input_data_sec to NOLOAD area
1
+ From 42a16a7e9c73e79e55ee25534e3bbc39f169af62 Mon Sep 17 00:00:00 2001
2
+ From: Per Held <per.held @arm.com>
3
+ Date: Mon, 28 Apr 2025 10:56:09 +0200
4
+ Subject: [PATCH 2/2 ] Move input_data_sec to NOLOAD area
5
5
6
6
---
7
7
targets/corstone-300/platform.ld | 10 ++++++++--
8
8
targets/corstone-320/platform.ld | 8 ++++++--
9
9
2 files changed, 14 insertions(+), 4 deletions(-)
10
10
11
11
diff --git a/targets/corstone-300/platform.ld b/targets/corstone-300/platform.ld
12
- index 1733509..3ccce64 100644
12
+ index b746aa0..5043be2 100644
13
13
--- a/targets/corstone-300/platform.ld
14
14
+++ b/targets/corstone-300/platform.ld
15
- @@ -272,13 +272,12 @@ SECTIONS
15
+ @@ -273,19 +273,25 @@ SECTIONS
16
16
*(.bss.tensor_arena)
17
17
#endif
18
-
18
+
19
19
- . = ALIGN(4);
20
20
- *(input_data_sec)
21
21
. = ALIGN(16);
@@ -25,39 +25,38 @@ index 1733509..3ccce64 100644
25
25
* (expected_output_data_sec)
26
26
+ . = ALIGN(16);
27
27
* (sec_command_stream, sec_weight_data, sec_input_data)
28
- *(.got*)
29
- *(.rodata* )
30
- @@ -287,6 +286,13 @@ SECTIONS
28
+ * (.got*)
29
+ * (ethosu_core_in_queue )
30
+ * (ethosu_core_out_queue)
31
31
. = ALIGN(4);
32
32
} > DDR :rom_dram
33
-
34
33
+ .ddr_noload (NOLOAD) :
35
34
+ {
36
35
+ . = ALIGN(16);
37
36
+ *(input_data_sec)
38
37
+ . = ALIGN(16);
39
38
+ } > DDR :null
40
39
+
41
- __eddr_data = ALIGN (4) ;
42
- .sram.data : {
43
- __sram_data_start__ = .;
40
+
41
+ __eddr_data = ALIGN(4);
42
+ .sram.data :
44
43
diff --git a/targets/corstone-320/platform.ld b/targets/corstone-320/platform.ld
45
- index c8261c0..9b7e071 100644
44
+ index 1f4f521..8c5e402 100644
46
45
--- a/targets/corstone-320/platform.ld
47
46
+++ b/targets/corstone-320/platform.ld
48
47
@@ -268,8 +268,6 @@ SECTIONS
49
48
*(network_model_sec)
50
49
#endif
51
-
50
+
52
51
- . = ALIGN(4);
53
52
- *(input_data_sec)
54
53
*(expected_output_data_sec)
55
54
*(output_data_sec)
56
-
55
+
57
56
@@ -279,6 +277,12 @@ SECTIONS
58
57
__etext = .;
59
58
} > DDR :rom_dram
60
-
59
+
61
60
+ .ddr_noload (NOLOAD) :
62
61
+ {
63
62
+ . = ALIGN(16);
@@ -67,6 +66,6 @@ index c8261c0..9b7e071 100644
67
66
.bss :
68
67
{
69
68
. = ALIGN(4);
70
- - -
69
+ - -
71
70
2.43.0
72
71
0 commit comments