Skip to content

Commit c01226d

Browse files
DannyYuyang-quicChun-I Tsai
authored andcommitted
Qualcomm AI Engine Direct - Support more SoC model
Summary: - support Snapdragon 8s Gen 3 - support Snapdragon 8 Elite
1 parent cf8d0cf commit c01226d

File tree

3 files changed

+14
-0
lines changed

3 files changed

+14
-0
lines changed

backends/qualcomm/serialization/qc_compiler_spec.fbs

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,6 +17,7 @@ enum HtpArch: int {
1717
V69 = 69,
1818
V73 = 73,
1919
V75 = 75,
20+
V79 = 79,
2021
}
2122

2223
table HtpInfo {
@@ -35,8 +36,10 @@ enum QcomChipset: int {
3536
SM8475 = 42,
3637
SM8550 = 43,
3738
SSG2115P = 46,
39+
SM8635 = 68,
3840
SM8650 = 57,
3941
SA8295 = 39,
42+
SM8750 = 69,
4043
}
4144

4245
/// Indicate the information of the specified SoC.

backends/qualcomm/serialization/qc_schema.py

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -25,6 +25,7 @@ class HtpArch(IntEnum):
2525
V69 = 69
2626
V73 = 73
2727
V75 = 75
28+
V79 = 79
2829

2930

3031
@dataclass
@@ -40,8 +41,10 @@ class QcomChipset(IntEnum):
4041
SM8475 = 42 # v69
4142
SM8550 = 43 # v73
4243
SSG2115P = 46 # v73
44+
SM8635 = 68 # v68
4345
SM8650 = 57 # v75
4446
SA8295 = 39 # v68
47+
SM8750 = 69 # v79
4548

4649

4750
@dataclass
@@ -54,7 +57,9 @@ class SocInfo:
5457
QcomChipset.SM8450: SocInfo(QcomChipset.SM8450, HtpInfo(HtpArch.V69, 8)),
5558
QcomChipset.SM8475: SocInfo(QcomChipset.SM8475, HtpInfo(HtpArch.V69, 8)),
5659
QcomChipset.SM8550: SocInfo(QcomChipset.SM8550, HtpInfo(HtpArch.V73, 8)),
60+
QcomChipset.SM8635: SocInfo(QcomChipset.SM8635, HtpInfo(HtpArch.V68, 4)),
5761
QcomChipset.SM8650: SocInfo(QcomChipset.SM8650, HtpInfo(HtpArch.V75, 8)),
62+
QcomChipset.SM8750: SocInfo(QcomChipset.SM8750, HtpInfo(HtpArch.V79, 8)),
5863
QcomChipset.SSG2115P: SocInfo(QcomChipset.SSG2115P, HtpInfo(HtpArch.V73, 2)),
5964
QcomChipset.SA8295: SocInfo(QcomChipset.SA8295, HtpInfo(HtpArch.V68, 8)),
6065
}

backends/qualcomm/utils/utils.py

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1058,7 +1058,9 @@ def generate_qnn_executorch_compiler_spec(
10581058
SM8450 (Snapdragon 8 Gen 1)
10591059
SM8475(Snapdragon 8 Gen 1+)
10601060
SM8550(Snapdragon 8 Gen 2)
1061+
SM8635(Snapdragon 8s Gen 3)
10611062
SM8650(Snapdragon 8 Gen 3)
1063+
SM8750(Snapdragon 8 Elite)
10621064
backend_options: Options required by different backends.
10631065
debug: Enable verbose logging. Disclaimer: this option must change in
10641066
the near future.
@@ -1148,7 +1150,9 @@ def generate_qnn_executorch_compiler_spec(
11481150
def get_soc_to_arch_map():
11491151
return {
11501152
"SSG2115P": HtpArch.V73,
1153+
"SM8750": HtpArch.V79,
11511154
"SM8650": HtpArch.V75,
1155+
"SM8635": HtpArch.V68,
11521156
"SM8550": HtpArch.V73,
11531157
"SM8475": HtpArch.V69,
11541158
"SM8450": HtpArch.V69,
@@ -1159,7 +1163,9 @@ def get_soc_to_arch_map():
11591163
def get_soc_to_chipset_map():
11601164
return {
11611165
"SSG2115P": QcomChipset.SSG2115P,
1166+
"SM8750": QcomChipset.SM8750,
11621167
"SM8650": QcomChipset.SM8650,
1168+
"SM8635": QcomChipset.SM8635,
11631169
"SM8550": QcomChipset.SM8550,
11641170
"SM8475": QcomChipset.SM8475,
11651171
"SM8450": QcomChipset.SM8450,

0 commit comments

Comments
 (0)