Skip to content

Conversation

@Sebastian-Larsson
Copy link
Collaborator

@Sebastian-Larsson Sebastian-Larsson commented Nov 5, 2025

Vela can pad or pack an inference output, so the byte layout of a tensor may not match what ExecuTorch expects. The runtime now detects those cases and strips padding and/or expand packed 4‑bit activations back into signed int8 tensors.

cc @freddan80 @per @zingo @oscarandersson8218 @digantdesai

Vela can pad or pack an inference output, so the byte layout of a tensor
may not match what ExecuTorch expects. The runtime now detects those
cases and strips padding and/or expand packed 4‑bit activations back
into signed int8 tensors.

Change-Id: I730b91b83f3793e7fba0755e4a5ed01147555cb8
Signed-off-by: Sebastian Larsson <[email protected]>
@Sebastian-Larsson Sebastian-Larsson added partner: arm For backend delegation, kernels, demo, etc. from the 3rd-party partner, Arm ciflow/trunk release notes: arm Changes to the ARM backend delegate labels Nov 5, 2025
@meta-cla meta-cla bot added the CLA Signed This label is managed by the Facebook bot. Authors need to sign the CLA before a PR can be reviewed. label Nov 5, 2025
@pytorch-bot
Copy link

pytorch-bot bot commented Nov 5, 2025

🔗 Helpful Links

🧪 See artifacts and rendered test results at hud.pytorch.org/pr/pytorch/executorch/15588

Note: Links to docs will display an error until the docs builds have been completed.

✅ You can merge normally! (6 Unrelated Failures)

As of commit 965b6cf with merge base 993254c (image):

FLAKY - The following job failed but was likely due to flakiness present on trunk:

BROKEN TRUNK - The following jobs failed but was present on the merge base:

👉 Rebase onto the `viable/strict` branch to avoid these failures

This comment was automatically generated by Dr. CI and updates every 15 minutes.

@zingo zingo merged commit 62f5703 into pytorch:main Nov 5, 2025
298 of 305 checks passed
abhinaykukkadapu pushed a commit to abhinaykukkadapu/executorch that referenced this pull request Nov 6, 2025
Vela can pad or pack an inference output, so the byte layout of a tensor
may not match what ExecuTorch expects. The runtime now detects those
cases and strips padding and/or expand packed 4‑bit activations back
into signed int8 tensors.

Signed-off-by: Sebastian Larsson <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

ciflow/trunk CLA Signed This label is managed by the Facebook bot. Authors need to sign the CLA before a PR can be reviewed. partner: arm For backend delegation, kernels, demo, etc. from the 3rd-party partner, Arm release notes: arm Changes to the ARM backend delegate

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants