Skip to content

Commit 5db3944

Browse files
committed
fix typo
1 parent 3565a4d commit 5db3944

File tree

4 files changed

+7
-9
lines changed

4 files changed

+7
-9
lines changed

qiling/debugger/qdb/arch/arch_arm.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -17,7 +17,7 @@ def __init__(self):
1717
"r12", "sp", "lr", "pc",
1818
)
1919

20-
self.regs_need_swaped = {
20+
self.regs_need_swapped = {
2121
"sl": "r10",
2222
"ip": "r12",
2323
"fp": "r11",

qiling/debugger/qdb/arch/arch_mips.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -21,6 +21,6 @@ def __init__(self):
2121
"ra", "k0", "k1", "pc",
2222
)
2323

24-
self.regs_need_swaped = {
24+
self.regs_need_swapped = {
2525
"fp": "s8",
2626
}

qiling/debugger/qdb/memory.py

Lines changed: 3 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -89,11 +89,9 @@ def parse(self, line: str):
8989
else:
9090
rest = args
9191

92-
if self.ql.archtype in (QL_ARCH.ARM, QL_ARCH.ARM_THUMB):
93-
rest = rest.replace("fp", "r11")
94-
95-
elif self.ql.archtype == QL_ARCH.MIPS:
96-
rest = rest.replace("fp", "s8")
92+
if (regs_dict := getattr(self, "regs_need_swapped", None)):
93+
for old_reg, new_reg in regs_dict.items():
94+
rest = rest.replace(old_reg, new_reg)
9795

9896
# for supporting addition of register with constant value
9997
elems = rest.split("+")

qiling/debugger/qdb/render/render.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -56,7 +56,7 @@ def reg_diff(self, cur_regs, saved_reg_dump):
5656

5757
if saved_reg_dump:
5858
reg_dump = copy.deepcopy(saved_reg_dump)
59-
if getattr(self, "regs_need_swaped", None):
59+
if getattr(self, "regs_need_swapped", None):
6060
reg_dump = self.swap_reg_name(reg_dump)
6161

6262
return [k for k in cur_regs if cur_regs[k] != reg_dump[k]]
@@ -130,7 +130,7 @@ def swap_reg_name(self, cur_regs: Mapping[str, int], extra_dict=None) -> Mapping
130130
swap register name with more readable register name
131131
"""
132132

133-
target_items = extra_dict.items() if extra_dict else self.regs_need_swaped.items()
133+
target_items = extra_dict.items() if extra_dict else self.regs_need_swapped.items()
134134

135135
for old_reg, new_reg in target_items:
136136
cur_regs.update({old_reg: cur_regs.pop(new_reg)})

0 commit comments

Comments
 (0)