Skip to content

Commit 8ad4a1c

Browse files
committed
Remove unnecessary imports
1 parent a52bd23 commit 8ad4a1c

File tree

1 file changed

+11
-9
lines changed

1 file changed

+11
-9
lines changed

qiling/os/posix/posix.py

Lines changed: 11 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -7,25 +7,27 @@
77
from typing import TextIO, Union, Callable, IO, List, Optional
88

99
from unicorn.arm64_const import UC_ARM64_REG_X8, UC_ARM64_REG_X16
10-
from unicorn.arm_const import UC_ARM_REG_R7
10+
from unicorn.arm_const import (
11+
UC_ARM_REG_R0, UC_ARM_REG_R1, UC_ARM_REG_R2, UC_ARM_REG_R3,
12+
UC_ARM_REG_R4, UC_ARM_REG_R5, UC_ARM_REG_R7, UC_ARM_REG_R12
13+
)
1114
from unicorn.mips_const import UC_MIPS_REG_V0
12-
from unicorn.x86_const import UC_X86_REG_EAX, UC_X86_REG_RAX
15+
from unicorn.x86_const import (
16+
UC_X86_REG_EAX, UC_X86_REG_EBX, UC_X86_REG_ECX, UC_X86_REG_EDX,
17+
UC_X86_REG_ESI, UC_X86_REG_EDI, UC_X86_REG_EBP, UC_X86_REG_RDI,
18+
UC_X86_REG_RSI, UC_X86_REG_RDX, UC_X86_REG_R10, UC_X86_REG_R8,
19+
UC_X86_REG_R9, UC_X86_REG_RAX
20+
)
1321
from unicorn.riscv_const import UC_RISCV_REG_A7
1422

1523
from qiling import Qiling
1624
from qiling.cc import QlCC, intel, arm, mips, riscv
1725
from qiling.const import QL_ARCH, QL_OS, QL_INTERCEPT
1826
from qiling.exception import QlErrorSyscallNotFound
1927
from qiling.os.os import QlOs
20-
from qiling.os.posix.const import errors
28+
from qiling.os.posix.const import NR_OPEN, errors
2129
from qiling.utils import ql_get_module_function, ql_syscall_mapping_function
2230

23-
from qiling.os.posix.syscall import *
24-
from qiling.os.linux.syscall import *
25-
from qiling.os.macos.syscall import *
26-
from qiling.os.freebsd.syscall import *
27-
from qiling.os.qnx.syscall import *
28-
2931
SYSCALL_PREF: str = f'ql_syscall_'
3032

3133
class intel32(intel.QlIntel32):

0 commit comments

Comments
 (0)