@@ -59,9 +59,8 @@ def __init__(self, ql, label, intn=None):
5959 self .recv_buf = bytearray ()
6060 self .send_buf = bytearray ()
6161
62+ @QlPeripheral .read_debug
6263 def read (self , offset : int , size : int ) -> int :
63- self .ql .log .debug (f'[{ self .label .upper ()} ] [R] { self .find_field (offset , size ):10s} ' )
64-
6564 buf = ctypes .create_string_buffer (size )
6665 ctypes .memmove (buf , ctypes .addressof (self .usart ) + offset , size )
6766 retval = int .from_bytes (buf .raw , byteorder = 'little' )
@@ -71,9 +70,8 @@ def read(self, offset: int, size: int) -> int:
7170
7271 return retval
7372
74- def write (self , offset : int , size : int , value : int ):
75- self .ql .log .debug (f'[{ self .label .upper ()} ] [W] { self .find_field (offset , size ):10s} = { hex (value )} ' )
76-
73+ @QlPeripheral .write_debug
74+ def write (self , offset : int , size : int , value : int ):
7775 if offset == self .struct .SR .offset :
7876 self .usart .SR &= value | USART_SR .CTS | USART_SR .LBD | USART_SR .TC | USART_SR .RXNE
7977
@@ -94,8 +92,7 @@ def transfer(self):
9492 data = self .usart .DR
9593
9694 self .usart .SR |= USART_SR .TXE
97- self .send_buf .append (data )
98- self .ql .log .debug (f'[{ self .label } ] Send { repr (chr (data ))} ' )
95+ self .send_buf .append (data )
9996
10097 if not (self .usart .SR & USART_SR .RXNE ):
10198 # TXE bit must had been cleared
0 commit comments