Skip to content

Commit 401900d

Browse files
FROMLIST: dt-bindings: PCI: Add binding for Toshiba TC9563 PCIe switch
Add a device tree binding for the Toshiba TC9563 PCIe switch, which provides an Ethernet MAC integrated to the 3rd downstream port and two downstream PCIe ports. Link: https://lore.kernel.org/lkml/[email protected]/ Signed-off-by: Krishna Chaitanya Chundru <[email protected]> Reviewed-by: Rob Herring (Arm) <[email protected]>
1 parent 8f5ae30 commit 401900d

File tree

1 file changed

+178
-0
lines changed

1 file changed

+178
-0
lines changed
Lines changed: 178 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,178 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/pci/toshiba,tc9563.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Toshiba TC9563 PCIe switch
8+
9+
maintainers:
10+
- Krishna chaitanya chundru <[email protected]>
11+
12+
description: |
13+
Toshiba TC9563 PCIe switch has one upstream and three downstream ports.
14+
The 3rd downstream port has integrated endpoint device of Ethernet MAC.
15+
Other two downstream ports are supposed to connect to external device.
16+
17+
The TC9563 PCIe switch can be configured through I2C interface before
18+
PCIe link is established to change FTS, ASPM related entry delays,
19+
tx amplitude etc for better power efficiency and functionality.
20+
21+
properties:
22+
compatible:
23+
enum:
24+
- pci1179,0623
25+
26+
reg:
27+
maxItems: 1
28+
29+
reset-gpios:
30+
maxItems: 1
31+
description:
32+
GPIO controlling the RESX# pin.
33+
34+
vdd18-supply: true
35+
36+
vdd09-supply: true
37+
38+
vddc-supply: true
39+
40+
vddio1-supply: true
41+
42+
vddio2-supply: true
43+
44+
vddio18-supply: true
45+
46+
i2c-parent:
47+
$ref: /schemas/types.yaml#/definitions/phandle-array
48+
description:
49+
A phandle to the parent I2C node and the slave address of the device
50+
used to do configure tc9563 to change FTS, tx amplitude etc.
51+
items:
52+
- description: Phandle to the I2C controller node
53+
- description: I2C slave address
54+
55+
patternProperties:
56+
"^pcie@[1-3],0$":
57+
description:
58+
child nodes describing the internal downstream ports
59+
the tc9563 switch.
60+
type: object
61+
allOf:
62+
- $ref: "#/$defs/tc9563-node"
63+
- $ref: /schemas/pci/pci-pci-bridge.yaml#
64+
unevaluatedProperties: false
65+
66+
$defs:
67+
tc9563-node:
68+
type: object
69+
70+
properties:
71+
toshiba,tx-amplitude-microvolt:
72+
description:
73+
Change Tx Margin setting for low power consumption.
74+
75+
toshiba,no-dfe-support:
76+
type: boolean
77+
description:
78+
Disable DFE (Decision Feedback Equalizer), which mitigates
79+
intersymbol interference and some reflections caused by impedance mismatches.
80+
81+
required:
82+
- reset-gpios
83+
- vdd18-supply
84+
- vdd09-supply
85+
- vddc-supply
86+
- vddio1-supply
87+
- vddio2-supply
88+
- vddio18-supply
89+
- i2c-parent
90+
91+
allOf:
92+
- $ref: "#/$defs/tc9563-node"
93+
- $ref: /schemas/pci/pci-bus-common.yaml#
94+
95+
unevaluatedProperties: false
96+
97+
examples:
98+
- |
99+
#include <dt-bindings/gpio/gpio.h>
100+
101+
pcie {
102+
#address-cells = <3>;
103+
#size-cells = <2>;
104+
105+
pcie@0 {
106+
device_type = "pci";
107+
reg = <0x0 0x0 0x0 0x0 0x0>;
108+
109+
#address-cells = <3>;
110+
#size-cells = <2>;
111+
ranges;
112+
bus-range = <0x01 0xff>;
113+
114+
pcie@0,0 {
115+
compatible = "pci1179,0623";
116+
117+
reg = <0x10000 0x0 0x0 0x0 0x0>;
118+
device_type = "pci";
119+
#address-cells = <3>;
120+
#size-cells = <2>;
121+
ranges;
122+
bus-range = <0x02 0xff>;
123+
124+
i2c-parent = <&qup_i2c 0x77>;
125+
126+
vdd18-supply = <&vdd>;
127+
vdd09-supply = <&vdd>;
128+
vddc-supply = <&vdd>;
129+
vddio1-supply = <&vdd>;
130+
vddio2-supply = <&vdd>;
131+
vddio18-supply = <&vdd>;
132+
133+
reset-gpios = <&gpio 1 GPIO_ACTIVE_LOW>;
134+
135+
pcie@1,0 {
136+
compatible = "pciclass,0604";
137+
reg = <0x20800 0x0 0x0 0x0 0x0>;
138+
#address-cells = <3>;
139+
#size-cells = <2>;
140+
device_type = "pci";
141+
ranges;
142+
bus-range = <0x03 0xff>;
143+
144+
toshiba,no-dfe-support;
145+
};
146+
147+
pcie@2,0 {
148+
compatible = "pciclass,0604";
149+
reg = <0x21000 0x0 0x0 0x0 0x0>;
150+
#address-cells = <3>;
151+
#size-cells = <2>;
152+
device_type = "pci";
153+
ranges;
154+
bus-range = <0x04 0xff>;
155+
};
156+
157+
pcie@3,0 {
158+
compatible = "pciclass,0604";
159+
reg = <0x21800 0x0 0x0 0x0 0x0>;
160+
#address-cells = <3>;
161+
#size-cells = <2>;
162+
device_type = "pci";
163+
ranges;
164+
bus-range = <0x05 0xff>;
165+
166+
toshiba,tx-amplitude-microvolt = <10>;
167+
168+
ethernet@0,0 {
169+
reg = <0x50000 0x0 0x0 0x0 0x0>;
170+
};
171+
172+
ethernet@0,1 {
173+
reg = <0x50100 0x0 0x0 0x0 0x0>;
174+
};
175+
};
176+
};
177+
};
178+
};

0 commit comments

Comments
 (0)