@@ -454,8 +454,8 @@ static void hcd_init_fiq(void *cookie)
454
454
DWC_ERROR ("Can't claim FIQ" );
455
455
BUG ();
456
456
}
457
- DWC_WARN ("FIQ on core %d" , smp_processor_id ());
458
- DWC_WARN ("FIQ ASM at %px length %d" , & _dwc_otg_fiq_stub , (int )(& _dwc_otg_fiq_stub_end - & _dwc_otg_fiq_stub ));
457
+ DWC_INFO ("FIQ on core %d" , smp_processor_id ());
458
+ DWC_INFO ("FIQ ASM at %px length %d" , & _dwc_otg_fiq_stub , (int )(& _dwc_otg_fiq_stub_end - & _dwc_otg_fiq_stub ));
459
459
set_fiq_handler ((void * ) & _dwc_otg_fiq_stub , & _dwc_otg_fiq_stub_end - & _dwc_otg_fiq_stub );
460
460
memset (& regs ,0 ,sizeof (regs ));
461
461
@@ -482,7 +482,7 @@ static void hcd_init_fiq(void *cookie)
482
482
otg_dev -> os_dep .mphi_base + 0x1f0 ;
483
483
dwc_otg_hcd -> fiq_state -> mphi_regs .swirq_clr =
484
484
otg_dev -> os_dep .mphi_base + 0x1f4 ;
485
- DWC_WARN ("Fake MPHI regs_base at %px" ,
485
+ DWC_INFO ("Fake MPHI regs_base at %px" ,
486
486
dwc_otg_hcd -> fiq_state -> mphi_regs .base );
487
487
} else {
488
488
dwc_otg_hcd -> fiq_state -> mphi_regs .ctrl =
@@ -493,16 +493,16 @@ static void hcd_init_fiq(void *cookie)
493
493
= otg_dev -> os_dep .mphi_base + 0x2c ;
494
494
dwc_otg_hcd -> fiq_state -> mphi_regs .intstat
495
495
= otg_dev -> os_dep .mphi_base + 0x50 ;
496
- DWC_WARN ("MPHI regs_base at %px" ,
496
+ DWC_INFO ("MPHI regs_base at %px" ,
497
497
dwc_otg_hcd -> fiq_state -> mphi_regs .base );
498
498
499
499
//Enable mphi peripheral
500
500
writel ((1 <<31 ),dwc_otg_hcd -> fiq_state -> mphi_regs .ctrl );
501
501
#ifdef DEBUG
502
502
if (readl (dwc_otg_hcd -> fiq_state -> mphi_regs .ctrl ) & 0x80000000 )
503
- DWC_WARN ("MPHI periph has been enabled" );
503
+ DWC_INFO ("MPHI periph has been enabled" );
504
504
else
505
- DWC_WARN ("MPHI periph has NOT been enabled" );
505
+ DWC_INFO ("MPHI periph has NOT been enabled" );
506
506
#endif
507
507
}
508
508
// Enable FIQ interrupt from USB peripheral
0 commit comments