Skip to content

Commit 063c7c8

Browse files
committed
more doc fixes
1 parent 128396a commit 063c7c8

File tree

2 files changed

+3
-3
lines changed

2 files changed

+3
-3
lines changed

src/rp2_common/hardware_clocks/include/hardware/clocks.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -355,7 +355,7 @@ void clocks_enable_resus(resus_callback_t resus_callback);
355355
* \param src The source clock. See the register field CLOCKS_CLK_GPOUT0_CTRL_AUXSRC for a full list. The list is the same for each GPOUT clock generator.
356356
* \param div_int The integer part of the value to divide the source clock by. This is useful to not overwhelm the GPIO pin with a fast clock. This is in range of 1..2^24-1 on RP2040
357357
* and 1..2^16-1 on RP2350
358-
* \param div_frac16 The fractional part of the value to divide the source clock by. This is in range of 0..65536 (/65536).
358+
* \param div_frac16 The fractional part of the value to divide the source clock by. This is in range of 0..65535 (/65536).
359359
*/
360360
void clock_gpio_init_int_frac16(uint gpio, uint src, uint32_t div_int, uint16_t div_frac16);
361361

src/rp2_common/pico_cyw43_driver/include/pico/cyw43_driver.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -48,7 +48,7 @@ void cyw43_driver_deinit(struct async_context *context);
4848
#define CYW43_PIO_CLOCK_DIV_DYNAMIC 0
4949
#endif
5050

51-
// PICO_CONFIG: CYW43_PIO_CLOCK_DIV_INT, Integer part of the clock divider for communication with the wireless chip, type=bool, default=2, group=pico_cyw43_driver
51+
// PICO_CONFIG: CYW43_PIO_CLOCK_DIV_INT, Integer part of the clock divider for communication with the wireless chip, type=int, default=2, group=pico_cyw43_driver
5252
#ifndef CYW43_PIO_CLOCK_DIV_INT
5353
// backwards compatibility using old define
5454
#ifdef CYW43_PIO_CLOCK_DIV
@@ -58,7 +58,7 @@ void cyw43_driver_deinit(struct async_context *context);
5858
#endif
5959
#endif
6060

61-
// PICO_CONFIG: CYW43_PIO_CLOCK_DIV_FRAC8, Fractional part of the clock divider for communication with the wireless chip 0-255, type=bool, default=0, group=pico_cyw43_driver
61+
// PICO_CONFIG: CYW43_PIO_CLOCK_DIV_FRAC8, Fractional part of the clock divider for communication with the wireless chip 0-255, type=int, min=0, max=255, default=0, group=pico_cyw43_driver
6262
#ifndef CYW43_PIO_CLOCK_DIV_FRAC8
6363
#ifdef CYW43_PIO_CLOCK_DIV_FRAC
6464
#define CYW43_PIO_CLOCK_DIV_FRAC8 CYW43_PIO_CLOCK_DIV_FRAC

0 commit comments

Comments
 (0)