We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 33baae6 commit 909f04eCopy full SHA for 909f04e
llvm/test/MC/RISCV/corev/XCVelw-pseudo.s
@@ -0,0 +1,11 @@
1
+# RUN: llvm-mc %s -triple=riscv32 --mattr=+xcvelw | FileCheck %s
2
+
3
+# CHECK: .Lpcrel_hi0:
4
+# CHECK: auipc a2, %pcrel_hi(a_symbol)
5
+# CHECK: cv.elw a2, %pcrel_lo(.Lpcrel_hi0)(a2)
6
+cv.elw a2, a_symbol
7
8
+# CHECK: .Lpcrel_hi1:
9
+# CHECK: auipc a3, %pcrel_hi(a_symbol)
10
+# CHECK: cv.elw a3, %pcrel_lo(.Lpcrel_hi1)(a3)
11
+cv.elw a3, a_symbol
0 commit comments