You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: publications/index.md
+1-1Lines changed: 1 addition & 1 deletion
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -17,4 +17,4 @@ If you find this website useful, please consider citing our related work:
17
17
1.[Dual-Mode PSK Transceiver on SDR With FPGA](https://wqzhao.org/projects/sdr-psk-fpga)[[GitHub](https://github.com/Teddy-van-Jerry/sdr-psk-fpga)][[report](https://go.wqzhao.org/sdr-psk-fpga)]
18
18
19
19
## Presentations
20
-
1. Efficient Hardware Design Using HDL & HLS - Bridging Software Expertise to Hardware Acceleration [[slides](https://wqzhao.org/assets/HDL_HLS_slides_20250510.pdf)]
20
+
1. Efficient Hardware Design Using HDL & HLS - Bridging Software Expertise to Hardware Acceleration [[slides](https://wqzhao.org/assets/HDL_HLS_slides_20250510.pdf)][[video](https://youtu.be/cbVA9ocOId0)]
0 commit comments