You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: riscv-elf.adoc
+33-1Lines changed: 33 additions & 1 deletion
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -201,6 +201,7 @@ below.
201
201
202
202
+
203
203
--
204
+
[[EF_RISCV_RVC]]
204
205
EF_RISCV_RVC (0x0001)::: This bit is set when the binary targets the C ABI,
205
206
which allows instructions to be aligned to 16-bit boundaries (the base RV32
206
207
and RV64 ISAs only allow 32-bit instruction alignment). When linking
@@ -430,7 +431,7 @@ Description:: Additional information about the relocation
430
431
<| S + A
431
432
.2+| 47-50 .2+| *Reserved* .2+| - | .2+| Reserved for future standard use
432
433
<|
433
-
.2+| 51 .2+| RELAX .2+| Static | .2+| Instruction can be relaxed, paired with a normal relocation at the same address
434
+
.2+| 51 .2+| RELAX .2+| Static | .2+| Instruction can be relaxed, paired with a normal relocation at the same address. This relocation might point to an optional dummy mapping symbol, indicating which extension is permitted for use during the linker relaxation process.
0 commit comments