Skip to content

Commit 5675bc5

Browse files
authored
Add definition for EF_RISCV_FLOAT_ABI_SOFT
The value of `EF_RISCV_FLOAT_ABI_SOFT` should be zero in the bits reserved for the FP ABI in `e_flags` of the ELF header.
1 parent 2671e51 commit 5675bc5

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

riscv-elf.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -422,6 +422,7 @@ rules about 2✕XLEN aligned arguments being passed in "aligned" register pairs.
422422
and RV64 ISAs only allow 32-bit instruction alignment). When linking
423423
objects which specify EF_RISCV_RVC, the linker is permitted to use RVC
424424
instructions such as C.JAL in the relaxation process.
425+
* EF_RISCV_FLOAT_ABI_SOFT (0x0000)
425426
* EF_RISCV_FLOAT_ABI_SINGLE (0x0002)
426427
* EF_RISCV_FLOAT_ABI_DOUBLE (0x0004)
427428
* EF_RISCV_FLOAT_ABI_QUAD (0x0006): These three flags identify the floating

0 commit comments

Comments
 (0)