Skip to content

Commit 8dad3dd

Browse files
committed
Standardize spelling of "pseudoinstruction"
See riscv/riscv-isa-manual#122
1 parent acfcfd4 commit 8dad3dd

File tree

1 file changed

+7
-7
lines changed

1 file changed

+7
-7
lines changed

riscv-elf.md

Lines changed: 7 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -539,7 +539,7 @@ and fills in the GOT entry for subsequent calls to the function:
539539

540540
`R_RISCV_CALL` or `R_RISCV_CALL_PLT` and `R_RISCV_RELAX` relocations are
541541
associated with pairs of instructions (`AUIPC+JALR`) generated by the `CALL`
542-
or `TAIL` pseudo instructions.
542+
or `TAIL` pseudoinstructions.
543543

544544
In position dependent code (`-fno-pic`) the `AUIPC` instruction in the
545545
`AUIPC+JALR` pair has both a `R_RISCV_CALL` relocation and a `R_RISCV_RELAX`
@@ -554,7 +554,7 @@ Procedure call linker relaxation allows the `AUIPC+JALR` pair to be relaxed
554554
to the `JAL` instruction when the procedure or PLT entry is within (-1MiB to
555555
+1MiB-2) of the instruction pair.
556556

557-
The pseudo instruction:
557+
The pseudoinstruction:
558558

559559
```
560560
call symbol
@@ -588,7 +588,7 @@ can represent an even signed 13-bit offset (-4096 to +4094).
588588

589589
32-bit PC-relative relocations for symbol addresses on sequences of
590590
instructions such as the `AUIPC+ADDI` instruction pair expanded from
591-
the `la` pseudo-instruction, in position independent code typically
591+
the `la` pseudoinstruction, in position independent code typically
592592
have an associated pair of relocations: `R_RISCV_PCREL_HI20` plus
593593
`R_RISCV_PCREL_LO12_I` or `R_RISCV_PCREL_LO12_S`.
594594

@@ -701,7 +701,7 @@ be resolved at load time. This model uses the GOT to resolve TLS offsets.
701701
- ELF flags: DF_STATIC_TLS
702702

703703
Example assembler load and store of a thread local variable `i` using the
704-
`la.tls.ie` pseudo-instruction, with the emitted TLS relocations in comments:
704+
`la.tls.ie` pseudoinstruction, with the emitted TLS relocations in comments:
705705

706706
```
707707
la.tls.ie a5,i
@@ -711,7 +711,7 @@ Example assembler load and store of a thread local variable `i` using the
711711
sw t0,0(a5)
712712
```
713713

714-
The assembler pseudo instruction:
714+
The assembler pseudoinstruction:
715715

716716
```
717717
la.tls.ie a5,symbol
@@ -739,7 +739,7 @@ In the global dynamic model, application code calls the dynamic linker function
739739
- Variable attribute: `__thread int i __attribute__((tls_model("global-dynamic")));`
740740

741741
Example assembler load and store of a thread local variable `i` using the
742-
`la.tls.gd` pseudo-instruction, with the emitted TLS relocations in comments:
742+
`la.tls.gd` pseudoinstruction, with the emitted TLS relocations in comments:
743743

744744
```
745745
la.tls.gd a0,i
@@ -750,7 +750,7 @@ Example assembler load and store of a thread local variable `i` using the
750750
sw t0,0(a5)
751751
```
752752

753-
The assembler pseudo instruction:
753+
The assembler pseudoinstruction:
754754

755755
```
756756
la.tls.gd a0,symbol

0 commit comments

Comments
 (0)