Merge remote-tracking branch 'e310x-hal/master' into cargo-workspace

Author: romancardenas

e310x-hal/CHANGELOG.md

@@ -0,0 +1,48 @@
+# Change Log
+
+All notable changes to this project will be documented in this file.
+
+The format is based on [Keep a Changelog](http://keepachangelog.com/)
+and this project adheres to [Semantic Versioning](http://semver.org/).
+
+## [Unreleased]
+
+- Use `portable-atomic` to allow builds on `riscv32imc-unknown-none-elf`` targets when needed.
+
+## [v0.10.0] - 2023-03-28
+
+### Added
+- Added Pulse Width Modulation interface implementing `embedded_hal::Pwm`
+- Added `interrupt` module for vectored interrupt handlers. This module is only active if feature `virq` is selected.
+
+### Changed
+- Refactored `e310x-hal::spi` module, splitting the abstraction into `SpiBus` and `SpiExclusiveDevice/SpiSharedDevice` to allow multiple devices on a single SPI bus to co-exist
+- Update `e310x` dependency to version 0.11
+- Update `riscv` dependency to version 0.10
+
+### Removed
+- removed interrupt linking definitions, they are now provided by `e310x` via `svd2rust`
+
+## [v0.9.4] - 2022-07-10
+
+### Changed
+
+- Fixed code still using old `riscv::interrupt::Nr`
+
+## [v0.9.3] - 2021-08-15
+
+### Changed
+
+- Fixed `e310x-hal::delay::Delay` call typo to `delay_ms`
+
+## [v0.9.2] - 2021-07-17
+
+### Changed
+
+- Fixed `e310x-hal::delay::Delay` timing typo with extra 0
+
+## [v0.9.1] - 2021-07-15
+
+### Added
+
+- Added implementation of `embedded_hal::blocking::delay::DelayUs` for `e310x-hal::delay::Delay` using `MTIME`

e310x-hal/Cargo.toml

@@ -0,0 +1,27 @@
+[package]
+name = "e310x-hal"
+version = "0.11.0"
+authors = ["David Craven <[email protected]>"]
+repository = "https://github.com/riscv-rust/e310x-hal"
+categories = ["embedded", "hardware-support", "no-std"]
+description = "HAL for the E310x family of microcontrollers."
+keywords = ["riscv", "e310", "hal"]
+license = "ISC"
+edition = "2018"
+rust-version = "1.59"
+
+[dependencies]
+embedded-hal = { version = "0.2.6", features = ["unproven"] }
+nb = "1.0.0"
+riscv = { version = "0.10.1", features = ["critical-section-single-hart"] }
+e310x = { version = "0.11.0", features = ["rt", "critical-section"] }
+
+[target.'cfg(not(target_has_atomic = "32"))'.dependencies]
+portable-atomic = { version = "1.4", default-features = false, features = ["unsafe-assume-single-core"] }
+
+[features]
+g002 = ["e310x/g002"]
+virq = []
+
+[package.metadata.docs.rs]
+features = ["g002", "virq"]

e310x-hal/README.md

@@ -0,0 +1,41 @@
+[![crates.io](https://img.shields.io/crates/d/e310x-hal.svg)](https://crates.io/crates/e310x-hal)
+[![crates.io](https://img.shields.io/crates/v/e310x-hal.svg)](https://crates.io/crates/e310x-hal)
+[![Build Status](https://travis-ci.org/riscv-rust/e310x-hal.svg?branch=master)](https://travis-ci.org/riscv-rust/e310x-hal)
+
+# `e310x-hal`
+
+> HAL for the E310x family of microcontrollers.
+
+This project is developed and maintained by the [RISC-V team][team].
+
+## [Documentation](https://docs.rs/crate/e310x-hal)
+
+## Minimum Supported Rust Version (MSRV)
+
+This crate is guaranteed to compile on stable Rust 1.60.0 and up. It *might*
+compile with older versions but that may change in any new patch release.
+
+## License
+
+Copyright 2018-2019 [RISC-V team][team]
+
+Permission to use, copy, modify, and/or distribute this software for any purpose
+with or without fee is hereby granted, provided that the above copyright notice
+and this permission notice appear in all copies.
+
+THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH
+REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND
+FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT,
+INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS
+OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
+TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF
+THIS SOFTWARE.
+
+## Code of Conduct
+
+Contribution to this crate is organized under the terms of the [Rust Code of
+Conduct][CoC], the maintainer of this crate, the [RISC-V team][team], promises
+to intervene to uphold that code of conduct.
+
+[CoC]: CODE_OF_CONDUCT.md
+[team]: https://github.com/rust-embedded/wg#the-risc-v-team