Add missing CSRs

Author: cmd05

spec/std/isa/csr/dscratch0.yaml

@@ -0,0 +1,26 @@
+# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
+# SPDX-License-Identifier: BSD-3-Clause-Clear
+
+# yaml-language-server: $schema=../../../schemas/csr_schema.json
+
+$schema: "csr_schema.json#"
+kind: csr
+name: dscratch0
+long_name: Debug scratch register
+address: 0x7B2
+priv_mode: D
+definedBy: Sdext
+length: MXLEN
+description: |
+  Optional scratch register that can be used by implementations that need it. A debugger must
+  not write to this register unless hartinfo explicitly mentions it (the Debug Module may use this
+  register internally).
+writable: true
+fields:
+  VALUE:
+    location_rv32: 31-0
+    location_rv64: 63-0
+    description: |
+      Scratch field to hold a value used by debug routines.
+    type: RW-H
+    reset_value: 0

spec/std/isa/csr/dscratch1.yaml

@@ -0,0 +1,26 @@
+# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
+# SPDX-License-Identifier: BSD-3-Clause-Clear
+
+# yaml-language-server: $schema=../../../schemas/csr_schema.json
+
+$schema: "csr_schema.json#"
+kind: csr
+name: dscratch1
+long_name: Debug scratch register
+address: 0x7B3
+priv_mode: D
+definedBy: Sdext
+length: MXLEN
+description: |
+  Optional scratch register that can be used by implementations that need it. A debugger must
+  not write to this register unless hartinfo explicitly mentions it (the Debug Module may use this
+  register internally).
+writable: true
+fields:
+  VALUE:
+    location_rv32: 31-0
+    location_rv64: 63-0
+    description: |
+      Scratch field to hold a value used by debug routines.
+    type: RW-H
+    reset_value: 0

spec/std/isa/csr/sie.yaml

@@ -0,0 +1,52 @@
+# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
+# SPDX-License-Identifier: BSD-3-Clause-Clear
+
+# yaml-language-server: $schema=../../../schemas/csr_schema.json
+
+$schema: "csr_schema.json#"
+kind: csr
+name: sie
+long_name: Supervisor interrupt-enable register
+address: 0x104
+priv_mode: S
+definedBy: S
+length: XLEN
+description: Supervisor interrupt-enable register.
+writable: true
+fields:
+  SSIE:
+    location: 1
+    alias:
+      - mie.SSIE
+    description: |
+      *Supervisor Software Interrupt Enable*
+    type: RW
+    reset_value: UNDEFINED_LEGAL
+    definedBy: S
+  STIE:
+    location: 5
+    alias:
+      - mie.STIE
+    description: |
+      *Supervisor Timer Interrupt Enable*
+    type: RO-H
+    reset_value: UNDEFINED_LEGAL
+    definedBy: S
+  SEIE:
+    location: 9
+    alias:
+      - mie.SEIE
+    description: |
+      *Supervisor External Interrupt Enable*
+    type: RO-H
+    definedBy: S
+    reset_value: UNDEFINED_LEGAL
+  LCOFIE:
+    location: 13
+    alias:
+      - mie.LCOFIE
+    description: |
+      *Local Counter Overflow Interrupt Enable*
+    type: RW-H
+    reset_value: UNDEFINED_LEGAL
+    definedBy: Sscofpmf