Skip to content

Commit 0b80f88

Browse files
authored
Merge pull request #875 from riscv/mr_assumption
AR: Clarify what debuggers can assume about MRs
2 parents fdfbbaf + 2ace90c commit 0b80f88

File tree

1 file changed

+3
-1
lines changed

1 file changed

+3
-1
lines changed

debug_module.tex

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -321,7 +321,9 @@ \section{Message Registers}
321321
Only registers whose description explicitly says they may be MRs may be
322322
implemented as MRs instead of traditional registers. \RdmDataZero through
323323
\RdmDataEleven may be MRs, used to let the debugger pass arguments to abstract
324-
commands, and let the DM pass results from abstract commands back.
324+
commands, and let the DM pass results from abstract commands back. Debuggers
325+
must not assume that they'll be able to read back a value that they wrote to a
326+
register that may be an MR.
325327

326328
A traditional dual-ported register contains a single value, which can be
327329
read/written through both ports. A MR has two ports: PortA and PortB. It

0 commit comments

Comments
 (0)