Skip to content

Commit 24d2ea0

Browse files
authored
Merge pull request #916 from riscv/uncertain
uncertain is updated when trigger fires.
2 parents 633bddc + c62e4cc commit 24d2ea0

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

xml/hwbp_registers.xml

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -712,8 +712,8 @@
712712
<field name="dmode" bits="XLEN-5" access="WARL" reset="0" />
713713
<field name="0" bits="XLEN-6:27" access="R" reset="0" />
714714
<field name="uncertain" bits="26" access="WARL" reset="0">
715-
This bit should be updated every time that \FcsrMcontrolSixHitZero
716-
or \FcsrMcontrolSixHitOne is updated.
715+
If implemented, the TM updates this field every time the trigger
716+
fires.
717717

718718
<value v="0" name="certain">
719719
The trigger that fired satisfied the configured conditions, or

0 commit comments

Comments
 (0)