Skip to content

Commit 4c477f9

Browse files
authored
Merge pull request #20 from rp-rs/set_flash_clkdiv_to_2
Set PICO_FLASH_SPI_CLKDIV=2 when building boot2
2 parents 4b7adf8 + 51a52a2 commit 4c477f9

9 files changed

+10
-1
lines changed

CHANGELOG.md

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,14 @@
22

33
## Unreleased Changes
44

5+
## v0.3.0
6+
7+
* Set PICO_FLASH_SPI_CLKDIV=2 when building boot2
8+
9+
This doubles the flash access speed to the value used by the C SDK by
10+
default. So it should usually be safe. However, if you are overclocking
11+
the RP2040, you might need to lower the flash speed accordingly.
12+
513
## v0.2.1
614

715
* Update boot2 code from SDK version 1.4.0

Cargo.toml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
[package]
22
name = "rp2040-boot2"
3-
version = "0.2.1"
3+
version = "0.3.0"
44
authors = ["The rp-rs Team"]
55
edition = "2018"
66
license = "BSD-3-Clause"

bin/boot2_at25sf128a.padded.bin

0 Bytes
Binary file not shown.

bin/boot2_gd25q64cs.padded.bin

0 Bytes
Binary file not shown.

bin/boot2_generic_03h.padded.bin

0 Bytes
Binary file not shown.

bin/boot2_is25lp080.padded.bin

0 Bytes
Binary file not shown.

bin/boot2_w25q080.padded.bin

0 Bytes
Binary file not shown.

bin/boot2_w25x10cl.padded.bin

0 Bytes
Binary file not shown.

build.rs

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -34,6 +34,7 @@ fn make_elf<P: AsRef<Path>, Q: AsRef<Path>>(input_path: P, out_dir: Q) -> PathBu
3434
.arg("-fPIC")
3535
.arg("--specs=nosys.specs")
3636
.arg("-Isrc/include")
37+
.arg("-DPICO_FLASH_SPI_CLKDIV=2")
3738
.arg(input_path)
3839
.arg("-o")
3940
.arg(&result_path)

0 commit comments

Comments
 (0)