We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 95fbc18 commit 035f40eCopy full SHA for 035f40e
llvm/test/CodeGen/RISCV/rvv/incorrect-extract-subvector-combine.ll
@@ -1,5 +1,5 @@
1
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
2
-; RUN: llc -mtriple=riscv64 -mattr='+zve64f,+zvl512b' < %s | FileCheck %s
+; RUN: llc -mtriple=riscv64 -mattr=+zve64f,+zvl512b < %s | FileCheck %s
3
4
; Previously, an incorrect (extract_subvector (extract_subvector X, C), 0) DAG combine crashed
5
; this snippet.
0 commit comments