We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 6c517f2 commit 01711b7Copy full SHA for 01711b7
riscv-rt/CHANGELOG.md
@@ -16,6 +16,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
16
- Use inline assembly instead of pre-compiled blobs
17
- Removed bors in favor of GitHub Merge Queue
18
- `start_trap_rust` is now marked as `unsafe`
19
+- Implement `r0` as inline assembly
20
21
## [v0.11.0] - 2023-01-18
22
0 commit comments