We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents ba5c811 + df967a6 commit 259f001Copy full SHA for 259f001
src/asm.rs
@@ -69,7 +69,7 @@ instruction!(
69
/// visible to all RISC-V harts, the writing hart also has to execute a data FENCE before
70
/// requesting that all remote RISC-V harts execute a FENCE.I.
71
///
72
- /// The unused fields in the FENCE.I instruction, imm[11:0], rs1, and rd, are reserved for
+ /// The unused fields in the FENCE.I instruction, imm\[11:0\], rs1, and rd, are reserved for
73
/// finer-grain fences in future extensions. For forward compatibility, base
74
/// implementations shall ignore these fields, and standard software shall zero these fields.
75
, fence_i, "fence.i");
0 commit comments