We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent edf4dac commit 3d39bbfCopy full SHA for 3d39bbf
riscv-rt/CHANGELOG.md
@@ -16,6 +16,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
16
17
### Changed
18
19
+- Cargo workspace for riscv and riscv-rt
20
- Use inline assembly instead of pre-compiled blobs
21
- Removed bors in favor of GitHub Merge Queue
22
- `start_trap_rust` is now marked as `unsafe`
riscv/CHANGELOG.md
@@ -20,7 +20,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
23
-- Transitioning to cargo workspace
24
- Update `embedded-hal` dependency to v1.0 (bumps MSRV to 1.60)
25
- `misa::MXL` renamed to `misa::XLEN`
26
- Removed `bit_field` dependency
0 commit comments