We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 87e4408 commit 72d0527Copy full SHA for 72d0527
riscv/src/register/mcycle.rs
@@ -3,3 +3,4 @@
3
read_csr_as_usize!(0xB00);
4
write_csr_as_usize!(0xB00);
5
read_composite_csr!(super::mcycleh::read(), read());
6
+write_composite_csr!(|bits| super::mcycleh::write(bits), |bits| write(bits));
riscv/src/register/minstret.rs
read_csr_as_usize!(0xB02);
write_csr_as_usize!(0xB02);
read_composite_csr!(super::minstreth::read(), read());
+write_composite_csr!(|bits| super::minstreth::write(bits), |bits| write(bits));
0 commit comments