Skip to content

Commit 95cccf8

Browse files
committed
bump version to v0.9.0 due to breaking changes
1 parent 828d82f commit 95cccf8

File tree

2 files changed

+7
-4
lines changed

2 files changed

+7
-4
lines changed

CHANGELOG.md

Lines changed: 6 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -7,13 +7,16 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
77

88
## [Unreleased]
99

10-
## [v0.8.1] - 2022-10-06
10+
## [v0.9.0] - 2022-10-06
1111

1212
### Fixed
1313

1414
- Fix `asm::delay()` to ensure count register is always reloaded
1515
- Fix reading marchid and mimpid (#107)
1616

17+
### Removed
18+
- `set_msoft`, `clear_msoft`, `set_mtimer` and `clear_mtimer` removed as part of fixing issue #62
19+
1720
## [v0.8.0] - 2022-04-20
1821

1922
### Added
@@ -92,8 +95,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
9295

9396
- Fixed MSRV by restricting the upper bound of `bare-metal` version
9497

95-
[Unreleased]: https://github.com/rust-embedded/riscv/compare/v0.8.1...HEAD
96-
[v0.8.1]: https://github.com/rust-embedded/riscv/compare/v0.8.1...v0.8.0
98+
[Unreleased]: https://github.com/rust-embedded/riscv/compare/v0.9.0...HEAD
99+
[v0.9.0]: https://github.com/rust-embedded/riscv/compare/v0.8.0...v0.9.0
97100
[v0.8.0]: https://github.com/rust-embedded/riscv/compare/v0.7.0...v0.8.0
98101
[v0.7.0]: https://github.com/rust-embedded/riscv/compare/v0.6.0...v0.7.0
99102
[v0.6.0]: https://github.com/rust-embedded/riscv/compare/v0.5.6...v0.6.0

Cargo.toml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
[package]
22
name = "riscv"
3-
version = "0.8.1"
3+
version = "0.9.0"
44
edition = "2021"
55
rust-version = "1.59"
66
repository = "https://github.com/rust-embedded/riscv"

0 commit comments

Comments
 (0)