Skip to content

Commit 9ba9421

Browse files
bors[bot]almindor
andauthored
Merge #120
120: release v0.10.0 r=almindor a=almindor Fixed #119 Co-authored-by: Ales Katona <[email protected]>
2 parents 462b550 + 13688a2 commit 9ba9421

File tree

2 files changed

+6
-3
lines changed

2 files changed

+6
-3
lines changed

CHANGELOG.md

Lines changed: 5 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -7,9 +7,11 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
77

88
## [Unreleased]
99

10+
## [v0.10.0] - 2022-11-09
11+
1012
### Added
1113

12-
- Added `critical-section-single-hart` feature which provides an implementation for the `critical_section` crate for single-hart systems, based on disabling all interrupts.
14+
- `critical-section-single-hart` feature which provides an implementation for the `critical_section` crate for single-hart systems, based on disabling all interrupts.
1315

1416
## [v0.9.0] - 2022-10-06
1517

@@ -99,7 +101,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
99101

100102
- Fixed MSRV by restricting the upper bound of `bare-metal` version
101103

102-
[Unreleased]: https://github.com/rust-embedded/riscv/compare/v0.9.0...HEAD
104+
[Unreleased]: https://github.com/rust-embedded/riscv/compare/v0.10.0...HEAD
105+
[v0.10.0]: https://github.com/rust-embedded/riscv/compare/v0.9.0...v0.10.0
103106
[v0.9.0]: https://github.com/rust-embedded/riscv/compare/v0.8.0...v0.9.0
104107
[v0.8.0]: https://github.com/rust-embedded/riscv/compare/v0.7.0...v0.8.0
105108
[v0.7.0]: https://github.com/rust-embedded/riscv/compare/v0.6.0...v0.7.0

Cargo.toml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
[package]
22
name = "riscv"
3-
version = "0.9.0"
3+
version = "0.10.0"
44
edition = "2021"
55
rust-version = "1.59"
66
repository = "https://github.com/rust-embedded/riscv"

0 commit comments

Comments
 (0)