Skip to content

Commit a4184cf

Browse files
committed
Fix formatting
1 parent 67dfbdc commit a4184cf

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

riscv/src/delay.rs

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -21,10 +21,10 @@ impl McycleDelay {
2121

2222
impl DelayNs for McycleDelay {
2323
#[inline]
24-
fn delay_ns(&mut self, ns: u32) {
24+
fn delay_ns(&mut self, ns: u32) {
2525
let t0 = mcycle::read64();
2626
let ns_64: u64 = ns.into();
2727
let clock = (ns_64 * (self.ticks_second as u64)) / 1_000_000_000u64;
2828
while mcycle::read64().wrapping_sub(t0) <= clock {}
29-
}
29+
}
3030
}

0 commit comments

Comments
 (0)