We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 95292c8 commit aa088e8Copy full SHA for aa088e8
riscv-rt/src/asm.rs
@@ -30,6 +30,7 @@ macro_rules! cfg_global_asm {
30
// - https://github.com/rust-lang/rust/issues/80608
31
// - https://github.com/llvm/llvm-project/issues/61991
32
cfg_global_asm!(
33
+ "// Provisional patch to avoid LLVM spurious errors when compiling in release mode.",
34
#[cfg(all(riscv32, riscvm))]
35
".attribute arch, \"rv32im\"",
36
#[cfg(all(riscv64, riscvm, not(riscvg)))]
0 commit comments