Skip to content

Commit b74b90b

Browse files
committed
Update variable name
1 parent 9d9cb77 commit b74b90b

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

riscv/src/delay.rs

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -28,8 +28,8 @@ impl DelayNs for McycleDelay {
2828
#[inline]
2929
fn delay_ns(&mut self, ns: u32) {
3030
let t0 = mcycle::read64();
31-
let us_64: u64 = ns.into();
32-
let clock = (us_64 * (self.ticks_second as u64)) / 1_000_000_000u64;
31+
let ns_64: u64 = ns.into();
32+
let clock = (ns_64 * (self.ticks_second as u64)) / 1_000_000_000u64;
3333
while mcycle::read64().wrapping_sub(t0) <= clock {}
3434
}
3535
}

0 commit comments

Comments
 (0)