We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 15151fb commit c609929Copy full SHA for c609929
riscv-rt/CHANGELOG.md
@@ -13,7 +13,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
13
- New `#[riscv_rt::post_init]` attribute to aid in the definition of the `__post_init` function.
14
- Added `.uninit` section to the linker file. Due to its similarities with `.bss`, the
15
linker will place this new section in `REGION_BSS`.
16
-- Additional feature `no-mie-mip` to work on chips without the MIE and MIP CSRs (e.g. ESP32-C2, ESP32-C3)
+- Additional feature `no-xie-xip` to work on chips without the XIE and XIP CSRs (e.g. ESP32-C2, ESP32-C3)
17
18
### Changed
19
0 commit comments