We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 0a30be9 commit ce6e680Copy full SHA for ce6e680
riscv-rt/CHANGELOG.md
@@ -16,6 +16,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
16
17
### Changed
18
19
+- Upgrade rust-version to 1.60
20
- Cargo workspace for riscv and riscv-rt
21
- Use inline assembly instead of pre-compiled blobs
22
- Removed bors in favor of GitHub Merge Queue
riscv-rt/Cargo.toml
@@ -1,7 +1,7 @@
1
[package]
2
name = "riscv-rt"
3
version = "0.11.0"
4
-rust-version = "1.59"
+rust-version = "1.60"
5
repository = "https://github.com/rust-embedded/riscv"
6
authors = ["The RISC-V Team <[email protected]>"]
7
categories = ["embedded", "no-std"]
0 commit comments