rust-embedded
diff --git a/‎riscv-rt/asm.S
Lines changed: 2 additions & 0 deletions b/‎riscv-rt/asm.S
Lines changed: 2 additions & 0 deletions
diff --git a/‎riscv-rt/bin/riscv32i-unknown-none-elf.a
28 Bytes b/‎riscv-rt/bin/riscv32i-unknown-none-elf.a
28 Bytes
diff --git a/‎riscv-rt/bin/riscv32ic-unknown-none-elf.a
28 Bytes b/‎riscv-rt/bin/riscv32ic-unknown-none-elf.a
28 Bytes
diff --git a/‎riscv-rt/bin/riscv32im-unknown-none-elf.a
28 Bytes b/‎riscv-rt/bin/riscv32im-unknown-none-elf.a
28 Bytes
diff --git a/‎riscv-rt/bin/riscv32imc-unknown-none-elf.a
28 Bytes b/‎riscv-rt/bin/riscv32imc-unknown-none-elf.a
28 Bytes
diff --git a/‎riscv-rt/bin/riscv64i-unknown-none-elf.a
28 Bytes b/‎riscv-rt/bin/riscv64i-unknown-none-elf.a
28 Bytes
diff --git a/‎riscv-rt/bin/riscv64ic-unknown-none-elf.a
28 Bytes b/‎riscv-rt/bin/riscv64ic-unknown-none-elf.a
28 Bytes
diff --git a/‎riscv-rt/bin/riscv64im-unknown-none-elf.a
28 Bytes b/‎riscv-rt/bin/riscv64im-unknown-none-elf.a
28 Bytes
diff --git a/‎riscv-rt/bin/riscv64imc-unknown-none-elf.a
28 Bytes b/‎riscv-rt/bin/riscv64imc-unknown-none-elf.a
28 Bytes
@@ -171,6 +171,8 @@ _start_trap:
     mret
 
 .section .text
+.global default_setup_interrupts
+
 default_setup_interrupts:
     // Set trap handler
     la t0, _start_trap