We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 48d411b + ef5f073 commit 979a495Copy full SHA for 979a495
crates/core_simd/src/vector.rs
@@ -925,6 +925,7 @@ where
925
}
926
927
928
+/// Lexicographic order. For the SIMD elementwise minimum and maximum, use simd_min and simd_max instead.
929
impl<T, const N: usize> PartialOrd for Simd<T, N>
930
where
931
LaneCount<N>: SupportedLaneCount,
@@ -944,6 +945,7 @@ where
944
945
{
946
947
948
949
impl<T, const N: usize> Ord for Simd<T, N>
950
951
0 commit comments