Skip to content

Commit 3e9b993

Browse files
committed
Clarify logic instead of using 'vice versa'
Fixes #28166
1 parent 3e6d724 commit 3e9b993

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

src/libcore/cmp.rs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -218,7 +218,7 @@ impl PartialOrd for Ordering {
218218
///
219219
/// The comparison must satisfy, for all `a`, `b` and `c`:
220220
///
221-
/// - antisymmetry: if `a < b` then `!(a > b)` and vice versa; and
221+
/// - antisymmetry: if `a < b` then `!(a > b)`, as well as `a > b` implying `!(a < b)`; and
222222
/// - transitivity: `a < b` and `b < c` implies `a < c`. The same must hold for both `==` and `>`.
223223
///
224224
/// Note that these requirements mean that the trait itself must be implemented symmetrically and

0 commit comments

Comments
 (0)