We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1ff611f commit e071fd0Copy full SHA for e071fd0
compiler/rustc_codegen_llvm/src/context.rs
@@ -213,6 +213,12 @@ pub(crate) unsafe fn create_module<'ll>(
213
target_data_layout = target_data_layout.replace("p8:128:128:128:48", "p8:128:128")
214
}
215
216
+ if llvm_version < (21, 2, 0) {
217
+ if sess.target.arch == "avr" {
218
+ // LLVM 21.2 updated the default layout on avr: https://github.com/llvm/llvm-project/pull/152028
219
+ target_data_layout = target_data_layout.replace("n8-n16:8", "n8")
220
+ }
221
222
223
// Ensure the data-layout values hardcoded remain the defaults.
224
{
0 commit comments