Skip to content

Commit f6f6715

Browse files
committed
s390x: fix tests that matched on prefix of instruction
1 parent f8de93a commit f6f6715

File tree

1 file changed

+4
-4
lines changed
  • library/stdarch/crates/core_arch/src/s390x

1 file changed

+4
-4
lines changed

library/stdarch/crates/core_arch/src/s390x/vector.rs

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -2265,14 +2265,14 @@ mod sealed {
22652265

22662266
#[inline]
22672267
#[target_feature(enable = "vector")]
2268-
#[cfg_attr(test, assert_instr("vlbb"))]
2268+
#[cfg_attr(test, assert_instr(vlbb))]
22692269
unsafe fn test_vec_load_bndry(ptr: *const i32) -> MaybeUninit<vector_signed_int> {
22702270
vector_signed_int::vec_load_bndry::<512>(ptr)
22712271
}
22722272

22732273
#[inline]
22742274
#[target_feature(enable = "vector")]
2275-
#[cfg_attr(test, assert_instr(vst))]
2275+
#[cfg_attr(test, assert_instr(vstl))]
22762276
unsafe fn test_vec_store_len(vector: vector_signed_int, ptr: *mut i32, byte_count: u32) {
22772277
vector.vec_store_len(ptr, byte_count)
22782278
}
@@ -2798,11 +2798,11 @@ mod sealed {
27982798
}
27992799

28002800
test_impl! { vec_vmal_ib(a: vector_signed_char, b: vector_signed_char, c: vector_signed_char) -> vector_signed_char [simd_mladd, vmalb ] }
2801-
test_impl! { vec_vmal_ih(a: vector_signed_short, b: vector_signed_short, c: vector_signed_short) -> vector_signed_short[simd_mladd, vmalh ] }
2801+
test_impl! { vec_vmal_ih(a: vector_signed_short, b: vector_signed_short, c: vector_signed_short) -> vector_signed_short[simd_mladd, vmalhw ] }
28022802
test_impl! { vec_vmal_if(a: vector_signed_int, b: vector_signed_int, c: vector_signed_int) -> vector_signed_int [simd_mladd, vmalf ] }
28032803

28042804
test_impl! { vec_vmal_ub(a: vector_unsigned_char, b: vector_unsigned_char, c: vector_unsigned_char) -> vector_unsigned_char [simd_mladd, vmalb ] }
2805-
test_impl! { vec_vmal_uh(a: vector_unsigned_short, b: vector_unsigned_short, c: vector_unsigned_short) -> vector_unsigned_short[simd_mladd, vmalh ] }
2805+
test_impl! { vec_vmal_uh(a: vector_unsigned_short, b: vector_unsigned_short, c: vector_unsigned_short) -> vector_unsigned_short[simd_mladd, vmalhw ] }
28062806
test_impl! { vec_vmal_uf(a: vector_unsigned_int, b: vector_unsigned_int, c: vector_unsigned_int) -> vector_unsigned_int [simd_mladd, vmalf ] }
28072807

28082808
impl_mul!([VectorMladd vec_mladd] vec_vmal_ib (vector_signed_char, vector_signed_char, vector_signed_char) -> vector_signed_char );

0 commit comments

Comments
 (0)