We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1474c1d commit 5bee27cCopy full SHA for 5bee27c
crates/std_detect/src/detect/arch/riscv.rs
@@ -205,9 +205,6 @@ features! {
205
@FEATURE: #[unstable(feature = "stdarch_riscv_feature_detection", issue = "111192")] zve64d: "zve64d";
206
/// Vector Extensions for Embedded Processors
207
208
- // FIXME: we can implement this by getting the current vlen
209
- // zvl*b: Minimum Vector Length Standard Extensions
210
-
211
@FEATURE: #[unstable(feature = "stdarch_riscv_feature_detection", issue = "111192")] zvkb: "zvkb";
212
/// Vector Bit-manipulation used in Cryptography
213
@FEATURE: #[unstable(feature = "stdarch_riscv_feature_detection", issue = "111192")] zvbb: "zvbb";
0 commit comments