Skip to content

Actions: rust-osdev/uefi-rs

Actions

QA

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
qa.yml
1,924 workflow run results
1,924 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

QA QA #5144: Merge group checks requested
2m 30s
2m 30s
fix typo ctr16! to cstr16! QA #5143: Pull request #1686 synchronize by nicholasbishop
2m 50s diamant3:patch-1
diamant3:patch-1
2m 50s
Merge pull request #1689 from rust-osdev/bishop-pin-nightly QA #5142: Commit 580f3d8 pushed by github-merge-queue bot
2m 40s main
main
2m 40s
QA QA #5140: Merge group checks requested
2m 41s
2m 41s
Merge pull request #1689 from rust-osdev/bishop-pin-nightly QA #5141: Commit 580f3d8 pushed by github-merge-queue bot
2m 44s gh-readonly-queue/main/pr-1689-70a63b892463bc6be1c895f39eff1b847bafb558
gh-readonly-queue/main/pr-1689-70a63b892463bc6be1c895f39eff1b847bafb558
2m 44s
ci: Temporarily pin to older nightly QA #5139: Pull request #1689 synchronize by nicholasbishop
2m 55s bishop-pin-nightly
bishop-pin-nightly
2m 55s
ci: Temporarily pin to older nightly QA #5138: Commit bdd3650 pushed by nicholasbishop
2m 39s bishop-pin-nightly
bishop-pin-nightly
2m 39s
ci: Temporarily pin to older nightly QA #5137: Pull request #1689 opened by nicholasbishop
2m 35s bishop-pin-nightly
bishop-pin-nightly
2m 35s
ci: Temporarily pin to older nightly QA #5136: Commit 2932fc2 pushed by nicholasbishop
2m 25s bishop-pin-nightly
bishop-pin-nightly
2m 25s
Temporarily disable some lints that are causing CI to fail on nightly QA #5135: Pull request #1688 opened by nicholasbishop
2m 24s bishop-silence-lints
bishop-silence-lints
2m 24s
Temporarily disable some lints to fix CI errors on nightly QA #5134: Commit 8d83a1b pushed by nicholasbishop
2m 49s bishop-silence-lints
bishop-silence-lints
2m 49s
fix typo ctr16! to cstr16! QA #5133: Pull request #1686 opened by diamant3
2m 38s diamant3:patch-1
diamant3:patch-1
2m 38s
uefi: Make PciIoAddress orderable and hashable QA #5132: Pull request #1682 synchronize by seijikun
2m 17s seijikun:mr-safe-pciroot2
seijikun:mr-safe-pciroot2
2m 17s
Enhancement/efi shell interface QA #5131: Pull request #1679 synchronize by RenTrieu
2m 44s RenTrieu:enhancement/efi_shell_interface
RenTrieu:enhancement/efi_shell_interface
2m 44s
uefi: Make PciIoAddress orderable and hashable QA #5130: Pull request #1682 synchronize by seijikun
2m 35s seijikun:mr-safe-pciroot2
seijikun:mr-safe-pciroot2
2m 35s
uefi: Make PciIoAddress orderable and hashable QA #5129: Pull request #1682 synchronize by seijikun
2m 42s seijikun:mr-safe-pciroot2
seijikun:mr-safe-pciroot2
2m 42s
uefi: Add HiiKeywordHandler and HiiConfigAccess protocol QA #5128: Pull request #1684 synchronize by seijikun
2m 27s seijikun:mr-hiicfg
seijikun:mr-hiicfg
2m 27s
uefi: Add HiiKeywordHandler and HiiConfigAccess protocol QA #5127: Pull request #1684 synchronize by seijikun
2m 25s seijikun:mr-hiicfg
seijikun:mr-hiicfg
2m 25s
uefi: Add HiiKeywordHandler and HiiConfigAccess protocol QA #5126: Pull request #1684 synchronize by seijikun
2m 11s seijikun:mr-hiicfg
seijikun:mr-hiicfg
2m 11s
uefi: Add HiiKeywordHandler and HiiConfigAccess protocol QA #5125: Pull request #1684 synchronize by seijikun
2m 10s seijikun:mr-hiicfg
seijikun:mr-hiicfg
2m 10s
uefi: Add HiiKeywordHandler and HiiConfigAccess protocol QA #5124: Pull request #1684 synchronize by seijikun
2m 17s seijikun:mr-hiicfg
seijikun:mr-hiicfg
2m 17s
uefi: Add HiiKeywordHandler and HiiConfigAccess protocol QA #5123: Pull request #1684 synchronize by seijikun
2m 11s seijikun:mr-hiicfg
seijikun:mr-hiicfg
2m 11s
uefi: Add HiiKeywordHandler and HiiConfigAccess protocol QA #5122: Pull request #1684 opened by seijikun
2m 12s seijikun:mr-hiicfg
seijikun:mr-hiicfg
2m 12s
uefi-raw: Add HII_CONFIG_ACCESS and CONFIG_KEYWORD_HANDLER protocol bindings QA #5121: Pull request #1683 opened by seijikun
2m 24s seijikun:mr-raw-hiicfg
seijikun:mr-raw-hiicfg
2m 24s
uefi: Make PciIoAddress orderable and hashable QA #5120: Pull request #1682 synchronize by seijikun
2m 26s seijikun:mr-safe-pciroot2
seijikun:mr-safe-pciroot2
2m 26s