VHDL-exercises-examples/sys_matrix_3x3_tb.vhdl at master · s-gbz/VHDL-exercises-examples · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY sys_matrix_3x3_tb IS
END ENTITY;

ARCHITECTURE test OF sys_matrix_3x3_tb IS
    COMPONENT sys_matrix_3x3 IS PORT (
        clk, reset : IN std_logic;
        -- Eingabe ist SKALAR!
        -- Kein Array als Eingabe sondern
        -- EIN Input Pro Reihe
        a1, a2, a3, b1, b2, b3 : IN INTEGER;

        -- Ergebnismatrix wird mit je einem Feld definiert
        c11, c12, c13 : OUT INTEGER;
        c21, c22, c23 : OUT INTEGER;
        c31, c32, c33 : OUT INTEGER
        );
    END COMPONENT;

    SIGNAL clk, reset : std_logic;
    SIGNAL a1, a2, a3, b1, b2, b3 : INTEGER := 0;

BEGIN
    sys_matrix_3x3_test : sys_matrix_3x3 PORT MAP(
        clk => clk, reset => reset,
        a1 => a1, a2 => a2, a3 => a3,
        b1 => b1, b2 => b2, b3 => b3
    );
    PROCESS BEGIN
        clk <= '0';
        reset <= '1';
        WAIT FOR 10 fs;

        -- clk 1
        reset <= '0';
        clk <= '1';
        a1 <= 1;
        a2 <= 0;
        a3 <= 0;

        b1 <= 8;
        b2 <= 0;
        b3 <= 0;
        WAIT FOR 10 fs;

        clk <= '0';
        a1 <= 0;
        a2 <= 0;
        a3 <= 0;
        b1 <= 0;
        b2 <= 0;
        b3 <= 0;
        WAIT FOR 10 fs;

        -- clk 2
        clk <= '1';
        a1 <= 2;
        a2 <= 4;
        a3 <= 0;

        b1 <= 5;
        b2 <= 7;
        b3 <= 0;
        WAIT FOR 10 fs;

        clk <= '0';
        a1 <= 0;
        a2 <= 0;
        a3 <= 0;

        b1 <= 0;
        b2 <= 0;
        b3 <= 0;
        WAIT FOR 10 fs;

        clk <= '1';
        a1 <= 3;
        a2 <= 5;
        a3 <= 7;

        b1 <= 2;
        b2 <= 4;
        b3 <= 6;
        WAIT FOR 10 fs;

        clk <= '0';
        a1 <= 0;
        a2 <= 0;
        a3 <= 0;

        b1 <= 0;
        b2 <= 0;
        b3 <= 0;
        WAIT FOR 10 fs;

        clk <= '1';
        a1 <= 0;
        a2 <= 6;
        a3 <= 8;

        b1 <= 0;
        b2 <= 1;
        b3 <= 3;
        WAIT FOR 10 fs;

        clk <= '0';
        a1 <= 0;
        a2 <= 0;
        a3 <= 0;

        b1 <= 0;
        b2 <= 0;
        b3 <= 0;
        WAIT FOR 10 fs;

        clk <= '1';
        a1 <= 0;
        a2 <= 0;
        a3 <= 9;

        b1 <= 0;
        b2 <= 0;
        b3 <= 0;
        WAIT FOR 10 fs;

        clk <= '0';
        a1 <= 0;
        a2 <= 0;
        a3 <= 0;

        b1 <= 0;
        b2 <= 0;
        b3 <= 0;
        WAIT FOR 10 fs;

        clk <= '1';
        a1 <= 0;
        a2 <= 0;
        a3 <= 0;

        b1 <= 0;
        b2 <= 0;
        b3 <= 0;
        WAIT FOR 10 fs;

        clk <= '0';
        a1 <= 0;
        a2 <= 0;
        a3 <= 0;

        b1 <= 0;
        b2 <= 0;
        b3 <= 0;
        WAIT FOR 10 fs;
        wait;
    END PROCESS;

END ARCHITECTURE;