forked from AsmaMohsin1507/RISCV-with-CNN-coprocessor
-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathinfo.yaml
More file actions
56 lines (55 loc) · 2.34 KB
/
info.yaml
File metadata and controls
56 lines (55 loc) · 2.34 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
---
# TinyTapeout project information
project:
wokwi_id: 0 # If using wokwi, set this to your project's ID
source_files: # If using an HDL, set wokwi_id as 0 and uncomment and list your source files here. Source files must be in ./src
- Asma_Mohsin_top.v
- PC.v
- IMem.v
- IF_MR.v
- control.v
- memory.v
- MR_Ex.v
- ALU.v
- conv.v
- ReLu.v
- pool.v
- Ex_MW.v
- op_MUX.v
top_module: "Asma_Mohsin_top" # put the name of your top module here, make it unique by prepending your github username
# As everyone will have access to all designs, try to make it easy for someone new to your design to know what
# it does and how to operate it.
#
# Here is an example: https://github.com/mattvenn/tinytapeout_m_segments/blob/main/info.yaml
#
# This info will be automatically collected and used to make a datasheet for the chip.
documentation:
author: "Asma Mohsin" # Your name
discord: "Asma Mohsin#8645" # Your discord handle - make sure to include the # part as well
title: "RISCV with CNN co-processor" # Project title
description: "Convolution Neural Network co processor is added with RISCV to improve the functionality of primary processor" # Short description of what your project does
how_it_works: "improves the control unit by getting CNN take decisions" # Longer description of how the project works
how_to_test: "please dont" # Instructions on how someone could test your project, include things like what buttons do what and how to set the clock if needed
external_hw: "" # Describe any external hardware needed
language: "Verilog" # other examples include Verilog, Amaranth, VHDL, etc
doc_link: "" # URL to longer form documentation, eg the README.md in your repository
clock_hz: 6000 # Clock frequency in Hz (if required) we are expecting max clock frequency to be ~6khz. Provided on input 0.
picture: "" # relative path to a picture in your repository
inputs: # a description of what the inputs do
- clock
- reset
- none
- none
- none
- none
- none
- none
outputs:
- Res_reg[0] # a description of what the outputs do
- Res_reg[1]
- Res_reg[2]
- Res_reg[3]
- Res_reg[4]
- Res_reg[5]
- Res_reg[6]
- Res_reg[7]