Skip to content

Commit f800cb8

Browse files
committed
proxy: fix typos
1 parent 3c5b937 commit f800cb8

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

scylla-proxy/src/proxy.rs

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1397,7 +1397,7 @@ impl ProxyWorker {
13971397
event_registered_flag: Arc<AtomicBool>,
13981398
) {
13991399
let shard = self.shard;
1400-
self.run_until_interrupted("request_processor", |driver_addr, _, real_addr| async move {
1400+
self.run_until_interrupted("response_processor", |driver_addr, _, real_addr| async move {
14011401
'mainloop: loop {
14021402
match responses_rx.recv().await {
14031403
Some(response) => {
@@ -1410,7 +1410,7 @@ impl ProxyWorker {
14101410
let mut guard = response_rules.lock().unwrap();
14111411
'_ruleloop: for (i, response_rule) in guard.iter_mut().enumerate() {
14121412
if response_rule.0.eval(&ctx) {
1413-
info!("Applying rule no={} to request ({} -> {} ({})).", i, DisplayableRealAddrOption(real_addr), driver_addr, DisplayableShard(shard));
1413+
info!("Applying rule no={} to response ({} -> {} ({})).", i, DisplayableRealAddrOption(real_addr), driver_addr, DisplayableShard(shard));
14141414
debug!("-> Applied rule: {:?}", response_rule);
14151415
debug!("-> To response: {:?}", ctx.opcode);
14161416
trace!("{:?}", response);

0 commit comments

Comments
 (0)