Skip to content

Commit 7807f8a

Browse files
sespivaksespivak
committed
uart: put packets to python output
uart: interrupt frame receive on stopbit error
1 parent 7e2f343 commit 7807f8a

14 files changed

+8991
-3724
lines changed

‎decoder/test/uart/cyrustek_es51978.python‎

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -53,6 +53,7 @@
5353
28838-28880 uart: ['PARITYBIT', 0, 1]
5454
28880-28922 uart: ['STOPBIT', 0, 1]
5555
28505-28922 uart: ['FRAME', 0, (10, True)]
56+
24340-28922 uart: ['PACKET', 0, ([53, 48, 54, 55, 57, 51, 48, 48, 50, 13, 10], True)]
5657
28922-28964 uart: ['STARTBIT', 0, 0]
5758
28964-29255 uart: ['DATA', 0, (53, [[1, 28964, 29005], [0, 29005, 29047], [1, 29047, 29089], [0, 29089, 29130], [1, 29130, 29172], [1, 29172, 29214], [0, 29214, 29255]])]
5859
29255-29297 uart: ['PARITYBIT', 0, 1]
@@ -108,6 +109,7 @@
108109
33420-33462 uart: ['PARITYBIT', 0, 1]
109110
33462-33504 uart: ['STOPBIT', 0, 1]
110111
33087-33504 uart: ['FRAME', 0, (10, True)]
112+
28922-33504 uart: ['PACKET', 0, ([53, 48, 54, 55, 57, 51, 48, 48, 50, 13, 10], True)]
111113
33504-33921 uart: ['IDLE', 0, 0]
112114
33921-34338 uart: ['IDLE', 0, 0]
113115
34338-35172 uart: ['IDLE', 0, 0]
@@ -171,6 +173,7 @@
171173
103840-103882 uart: ['PARITYBIT', 0, 1]
172174
103882-103924 uart: ['STOPBIT', 0, 1]
173175
103507-103924 uart: ['FRAME', 0, (10, True)]
176+
99342-103924 uart: ['PACKET', 0, ([53, 48, 55, 50, 55, 51, 48, 48, 50, 13, 10], True)]
174177
103923-103965 uart: ['STARTBIT', 0, 0]
175178
103965-104256 uart: ['DATA', 0, (53, [[1, 103965, 104006], [0, 104006, 104048], [1, 104048, 104090], [0, 104090, 104131], [1, 104131, 104173], [1, 104173, 104215], [0, 104215, 104256]])]
176179
104256-104298 uart: ['PARITYBIT', 0, 1]
@@ -226,6 +229,7 @@
226229
108421-108463 uart: ['PARITYBIT', 0, 1]
227230
108463-108505 uart: ['STOPBIT', 0, 1]
228231
108088-108505 uart: ['FRAME', 0, (10, True)]
232+
103923-108505 uart: ['PACKET', 0, ([53, 48, 55, 50, 55, 51, 48, 48, 50, 13, 10], True)]
229233
108505-108922 uart: ['IDLE', 0, 0]
230234
108922-109339 uart: ['IDLE', 0, 0]
231235
109339-110173 uart: ['IDLE', 0, 0]
@@ -289,6 +293,7 @@
289293
178841-178883 uart: ['PARITYBIT', 0, 1]
290294
178883-178925 uart: ['STOPBIT', 0, 1]
291295
178508-178925 uart: ['FRAME', 0, (10, True)]
296+
174343-178925 uart: ['PACKET', 0, ([53, 48, 55, 53, 49, 51, 48, 48, 50, 13, 10], True)]
292297
178925-178967 uart: ['STARTBIT', 0, 0]
293298
178967-179258 uart: ['DATA', 0, (53, [[1, 178967, 179008], [0, 179008, 179050], [1, 179050, 179092], [0, 179092, 179133], [1, 179133, 179175], [1, 179175, 179217], [0, 179217, 179258]])]
294299
179258-179300 uart: ['PARITYBIT', 0, 1]
@@ -344,6 +349,7 @@
344349
183423-183465 uart: ['PARITYBIT', 0, 1]
345350
183465-183507 uart: ['STOPBIT', 0, 1]
346351
183090-183507 uart: ['FRAME', 0, (10, True)]
352+
178925-183507 uart: ['PACKET', 0, ([53, 48, 55, 53, 49, 51, 48, 48, 50, 13, 10], True)]
347353
183507-183924 uart: ['IDLE', 0, 0]
348354
183924-184341 uart: ['IDLE', 0, 0]
349355
184341-185175 uart: ['IDLE', 0, 0]

‎decoder/test/uart/kern_ew_6200-2nm_tare.python‎

Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -54,6 +54,7 @@
5454
427190-433857 uart: ['DATA', 0, (10, [[0, 427190, 428024], [1, 428024, 428857], [0, 428857, 429690], [1, 429690, 430524], [0, 430524, 431357], [0, 431357, 432190], [0, 432190, 433024], [0, 433024, 433857]])]
5555
433857-434690 uart: ['STOPBIT', 0, 1]
5656
426357-434690 uart: ['FRAME', 0, (10, True)]
57+
309220-434690 uart: ['PACKET', 0, ([43, 48, 49, 50, 55, 46, 50, 48, 32, 71, 32, 83, 13, 10], True)]
5758
434690-443023 uart: ['IDLE', 0, 0]
5859
443023-451356 uart: ['IDLE', 0, 0]
5960
451356-468022 uart: ['IDLE', 0, 0]
@@ -116,6 +117,7 @@
116117
921132-927799 uart: ['DATA', 0, (10, [[0, 921132, 921966], [1, 921966, 922799], [0, 922799, 923632], [1, 923632, 924466], [0, 924466, 925299], [0, 925299, 926132], [0, 926132, 926966], [0, 926966, 927799]])]
117118
927799-928632 uart: ['STOPBIT', 0, 1]
118119
920299-928632 uart: ['FRAME', 0, (10, True)]
120+
803162-928632 uart: ['PACKET', 0, ([43, 48, 49, 50, 55, 46, 50, 48, 32, 71, 32, 83, 13, 10], True)]
119121
928632-936965 uart: ['IDLE', 0, 0]
120122
936965-945298 uart: ['IDLE', 0, 0]
121123
945298-961964 uart: ['IDLE', 0, 0]
@@ -178,6 +180,7 @@
178180
1422447-1429114 uart: ['DATA', 0, (10, [[0, 1422447, 1423281], [1, 1423281, 1424114], [0, 1424114, 1424947], [1, 1424947, 1425781], [0, 1425781, 1426614], [0, 1426614, 1427447], [0, 1427447, 1428281], [0, 1428281, 1429114]])]
179181
1429114-1429947 uart: ['STOPBIT', 0, 1]
180182
1421614-1429947 uart: ['FRAME', 0, (10, True)]
183+
1304476-1429947 uart: ['PACKET', 0, ([43, 48, 49, 50, 55, 46, 50, 48, 32, 71, 32, 83, 13, 10], True)]
181184
1429947-1438280 uart: ['IDLE', 0, 0]
182185
1438280-1446613 uart: ['IDLE', 0, 0]
183186
1446613-1463279 uart: ['IDLE', 0, 0]
@@ -240,6 +243,7 @@
240243
1920484-1927151 uart: ['DATA', 0, (10, [[0, 1920484, 1921318], [1, 1921318, 1922151], [0, 1922151, 1922984], [1, 1922984, 1923818], [0, 1923818, 1924651], [0, 1924651, 1925484], [0, 1925484, 1926318], [0, 1926318, 1927151]])]
241244
1927151-1927984 uart: ['STOPBIT', 0, 1]
242245
1919651-1927984 uart: ['FRAME', 0, (10, True)]
246+
1802514-1927984 uart: ['PACKET', 0, ([43, 48, 49, 50, 55, 46, 50, 48, 32, 71, 32, 83, 13, 10], True)]
243247
1927984-1936317 uart: ['IDLE', 0, 0]
244248
1936317-1944650 uart: ['IDLE', 0, 0]
245249
1944650-1961316 uart: ['IDLE', 0, 0]
@@ -302,6 +306,7 @@
302306
2419341-2426008 uart: ['DATA', 0, (10, [[0, 2419341, 2420175], [1, 2420175, 2421008], [0, 2421008, 2421841], [1, 2421841, 2422675], [0, 2422675, 2423508], [0, 2423508, 2424341], [0, 2424341, 2425175], [0, 2425175, 2426008]])]
303307
2426008-2426841 uart: ['STOPBIT', 0, 1]
304308
2418508-2426841 uart: ['FRAME', 0, (10, True)]
309+
2301371-2426841 uart: ['PACKET', 0, ([43, 48, 49, 50, 55, 46, 50, 48, 32, 71, 32, 83, 13, 10], True)]
305310
2426841-2435174 uart: ['IDLE', 0, 0]
306311
2435174-2443507 uart: ['IDLE', 0, 0]
307312
2443507-2460173 uart: ['IDLE', 0, 0]
@@ -364,6 +369,7 @@
364369
2916560-2923227 uart: ['DATA', 0, (10, [[0, 2916560, 2917394], [1, 2917394, 2918227], [0, 2918227, 2919060], [1, 2919060, 2919894], [0, 2919894, 2920727], [0, 2920727, 2921560], [0, 2921560, 2922394], [0, 2922394, 2923227]])]
365370
2923227-2924060 uart: ['STOPBIT', 0, 1]
366371
2915727-2924060 uart: ['FRAME', 0, (10, True)]
372+
2798590-2924060 uart: ['PACKET', 0, ([43, 48, 49, 50, 55, 46, 50, 48, 32, 71, 32, 83, 13, 10], True)]
367373
2924060-2932393 uart: ['IDLE', 0, 0]
368374
2932393-2940726 uart: ['IDLE', 0, 0]
369375
2940726-2957392 uart: ['IDLE', 0, 0]
@@ -428,6 +434,7 @@
428434
4934924-4941591 uart: ['DATA', 0, (10, [[0, 4934924, 4935758], [1, 4935758, 4936591], [0, 4936591, 4937424], [1, 4937424, 4938258], [0, 4938258, 4939091], [0, 4939091, 4939924], [0, 4939924, 4940758], [0, 4940758, 4941591]])]
429435
4941591-4942424 uart: ['STOPBIT', 0, 1]
430436
4934091-4942424 uart: ['FRAME', 0, (10, True)]
437+
4816954-4942424 uart: ['PACKET', 0, ([43, 48, 48, 48, 48, 46, 48, 48, 32, 71, 32, 83, 13, 10], True)]
431438
4942424-4950757 uart: ['IDLE', 0, 0]
432439
4950757-4959090 uart: ['IDLE', 0, 0]
433440
4959090-4975756 uart: ['IDLE', 0, 0]
@@ -490,6 +497,7 @@
490497
5406749-5413416 uart: ['DATA', 0, (10, [[0, 5406749, 5407583], [1, 5407583, 5408416], [0, 5408416, 5409249], [1, 5409249, 5410083], [0, 5410083, 5410916], [0, 5410916, 5411749], [0, 5411749, 5412583], [0, 5412583, 5413416]])]
491498
5413416-5414249 uart: ['STOPBIT', 0, 1]
492499
5405916-5414249 uart: ['FRAME', 0, (10, True)]
500+
5288779-5414249 uart: ['PACKET', 0, ([43, 48, 48, 48, 48, 46, 48, 48, 32, 71, 32, 83, 13, 10], True)]
493501
5414249-5422582 uart: ['IDLE', 0, 0]
494502
5422582-5430915 uart: ['IDLE', 0, 0]
495503
5430915-5447581 uart: ['IDLE', 0, 0]
@@ -552,6 +560,7 @@
552560
5907244-5913911 uart: ['DATA', 0, (10, [[0, 5907244, 5908078], [1, 5908078, 5908911], [0, 5908911, 5909744], [1, 5909744, 5910578], [0, 5910578, 5911411], [0, 5911411, 5912244], [0, 5912244, 5913078], [0, 5913078, 5913911]])]
553561
5913911-5914744 uart: ['STOPBIT', 0, 1]
554562
5906411-5914744 uart: ['FRAME', 0, (10, True)]
563+
5789274-5914744 uart: ['PACKET', 0, ([43, 48, 48, 48, 48, 46, 48, 48, 32, 71, 32, 83, 13, 10], True)]
555564
5914744-5923077 uart: ['IDLE', 0, 0]
556565
5923077-5931410 uart: ['IDLE', 0, 0]
557566
5931410-5948076 uart: ['IDLE', 0, 0]
@@ -614,6 +623,7 @@
614623
6403669-6410336 uart: ['DATA', 0, (10, [[0, 6403669, 6404503], [1, 6404503, 6405336], [0, 6405336, 6406169], [1, 6406169, 6407003], [0, 6407003, 6407836], [0, 6407836, 6408669], [0, 6408669, 6409503], [0, 6409503, 6410336]])]
615624
6410336-6411169 uart: ['STOPBIT', 0, 1]
616625
6402836-6411169 uart: ['FRAME', 0, (10, True)]
626+
6285673-6411169 uart: ['PACKET', 0, ([43, 48, 48, 48, 48, 46, 48, 48, 32, 71, 32, 83, 13, 10], True)]
617627
6411169-6419502 uart: ['IDLE', 0, 0]
618628
6419502-6427835 uart: ['IDLE', 0, 0]
619629
6427835-6444501 uart: ['IDLE', 0, 0]
@@ -676,6 +686,7 @@
676686
6900888-6907555 uart: ['DATA', 0, (10, [[0, 6900888, 6901722], [1, 6901722, 6902555], [0, 6902555, 6903388], [1, 6903388, 6904222], [0, 6904222, 6905055], [0, 6905055, 6905888], [0, 6905888, 6906722], [0, 6906722, 6907555]])]
677687
6907555-6908388 uart: ['STOPBIT', 0, 1]
678688
6900055-6908388 uart: ['FRAME', 0, (10, True)]
689+
6782918-6908388 uart: ['PACKET', 0, ([43, 48, 48, 48, 48, 46, 48, 48, 32, 71, 32, 83, 13, 10], True)]
679690
6908388-6916721 uart: ['IDLE', 0, 0]
680691
6916721-6925054 uart: ['IDLE', 0, 0]
681692
6925054-6941720 uart: ['IDLE', 0, 0]
@@ -738,6 +749,7 @@
738749
7398926-7405593 uart: ['DATA', 0, (10, [[0, 7398926, 7399760], [1, 7399760, 7400593], [0, 7400593, 7401426], [1, 7401426, 7402260], [0, 7402260, 7403093], [0, 7403093, 7403926], [0, 7403926, 7404760], [0, 7404760, 7405593]])]
739750
7405593-7406426 uart: ['STOPBIT', 0, 1]
740751
7398093-7406426 uart: ['FRAME', 0, (10, True)]
752+
7280956-7406426 uart: ['PACKET', 0, ([43, 48, 48, 48, 48, 46, 48, 48, 32, 71, 32, 83, 13, 10], True)]
741753
7406426-7414759 uart: ['IDLE', 0, 0]
742754
7414759-7423092 uart: ['IDLE', 0, 0]
743755
7423092-7439758 uart: ['IDLE', 0, 0]
@@ -800,6 +812,7 @@
800812
7897783-7904450 uart: ['DATA', 0, (10, [[0, 7897783, 7898617], [1, 7898617, 7899450], [0, 7899450, 7900283], [1, 7900283, 7901117], [0, 7901117, 7901950], [0, 7901950, 7902783], [0, 7902783, 7903617], [0, 7903617, 7904450]])]
801813
7904450-7905283 uart: ['STOPBIT', 0, 1]
802814
7896950-7905283 uart: ['FRAME', 0, (10, True)]
815+
7779812-7905283 uart: ['PACKET', 0, ([43, 48, 48, 48, 48, 46, 48, 48, 32, 71, 32, 83, 13, 10], True)]
803816
7905283-7913616 uart: ['IDLE', 0, 0]
804817
7913616-7921949 uart: ['IDLE', 0, 0]
805818
7921949-7938615 uart: ['IDLE', 0, 0]
@@ -862,6 +875,7 @@
862875
8394182-8400849 uart: ['DATA', 0, (10, [[0, 8394182, 8395016], [1, 8395016, 8395849], [0, 8395849, 8396682], [1, 8396682, 8397516], [0, 8397516, 8398349], [0, 8398349, 8399182], [0, 8399182, 8400016], [0, 8400016, 8400849]])]
863876
8400849-8401682 uart: ['STOPBIT', 0, 1]
864877
8393349-8401682 uart: ['FRAME', 0, (10, True)]
878+
8276212-8401682 uart: ['PACKET', 0, ([43, 48, 48, 48, 48, 46, 48, 48, 32, 71, 32, 83, 13, 10], True)]
865879
8401682-8410015 uart: ['IDLE', 0, 0]
866880
8410015-8418348 uart: ['IDLE', 0, 0]
867881
8418348-8435014 uart: ['IDLE', 0, 0]
@@ -924,6 +938,7 @@
924938
8893039-8899706 uart: ['DATA', 0, (10, [[0, 8893039, 8893873], [1, 8893873, 8894706], [0, 8894706, 8895539], [1, 8895539, 8896373], [0, 8896373, 8897206], [0, 8897206, 8898039], [0, 8898039, 8898873], [0, 8898873, 8899706]])]
925939
8899706-8900539 uart: ['STOPBIT', 0, 1]
926940
8892206-8900539 uart: ['FRAME', 0, (10, True)]
941+
8775069-8900539 uart: ['PACKET', 0, ([43, 48, 48, 48, 48, 46, 48, 48, 32, 71, 32, 83, 13, 10], True)]
927942
8900539-8908872 uart: ['IDLE', 0, 0]
928943
8908872-8917205 uart: ['IDLE', 0, 0]
929944
8917205-8933871 uart: ['IDLE', 0, 0]
@@ -986,6 +1001,7 @@
9861001
9392715-9399382 uart: ['DATA', 0, (10, [[0, 9392715, 9393549], [1, 9393549, 9394382], [0, 9394382, 9395215], [1, 9395215, 9396049], [0, 9396049, 9396882], [0, 9396882, 9397715], [0, 9397715, 9398549], [0, 9398549, 9399382]])]
9871002
9399382-9400215 uart: ['STOPBIT', 0, 1]
9881003
9391882-9400215 uart: ['FRAME', 0, (10, True)]
1004+
9274745-9400215 uart: ['PACKET', 0, ([43, 48, 48, 48, 48, 46, 48, 48, 32, 71, 32, 83, 13, 10], True)]
9891005
9400215-9408548 uart: ['IDLE', 0, 0]
9901006
9408548-9416881 uart: ['IDLE', 0, 0]
9911007
9416881-9433547 uart: ['IDLE', 0, 0]
@@ -1048,6 +1064,7 @@
10481064
9889934-9896601 uart: ['DATA', 0, (10, [[0, 9889934, 9890768], [1, 9890768, 9891601], [0, 9891601, 9892434], [1, 9892434, 9893268], [0, 9893268, 9894101], [0, 9894101, 9894934], [0, 9894934, 9895768], [0, 9895768, 9896601]])]
10491065
9896601-9897434 uart: ['STOPBIT', 0, 1]
10501066
9889101-9897434 uart: ['FRAME', 0, (10, True)]
1067+
9771964-9897434 uart: ['PACKET', 0, ([43, 48, 48, 48, 48, 46, 48, 48, 32, 71, 32, 83, 13, 10], True)]
10511068
9897434-9905767 uart: ['IDLE', 0, 0]
10521069
9905767-9914100 uart: ['IDLE', 0, 0]
10531070
9914100-9930766 uart: ['IDLE', 0, 0]

‎decoder/test/uart/max3232e_hello_world_57600_8n1.python‎

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -100,8 +100,10 @@
100100
277543-291432 uart: ['DATA', 0, (10, [[False, 277543, 279279], [True, 279279, 281015], [False, 281015, 282751], [True, 282751, 284488], [False, 284488, 286224], [False, 286224, 287960], [False, 287960, 289696], [False, 289696, 291432]])]
101101
291388-293124 uart: ['STOPBIT', 1, 1]
102102
275763-293124 uart: ['FRAME', 1, (10, True)]
103+
69426-293124 uart: ['PACKET', 1, ([72, 101, 108, 108, 111, 32, 119, 111, 114, 108, 100, 13, 10], True)]
103104
291432-293168 uart: ['STOPBIT', 0, True]
104105
275807-293168 uart: ['FRAME', 0, (10, True)]
106+
69550-293168 uart: ['PACKET', 0, ([72, 101, 108, 108, 111, 32, 119, 111, 114, 108, 100, 13, 10], True)]
105107
293124-310485 uart: ['IDLE', 1, 0]
106108
293168-310529 uart: ['IDLE', 0, 0]
107109
310485-327846 uart: ['IDLE', 1, 0]
@@ -216,8 +218,10 @@
216218
1379666-1393555 uart: ['DATA', 0, (10, [[False, 1379666, 1381402], [True, 1381402, 1383138], [False, 1383138, 1384874], [True, 1384874, 1386611], [False, 1386611, 1388347], [False, 1388347, 1390083], [False, 1390083, 1391819], [False, 1391819, 1393555]])]
217219
1393511-1395247 uart: ['STOPBIT', 1, 1]
218220
1377886-1395247 uart: ['FRAME', 1, (10, True)]
221+
1171550-1395247 uart: ['PACKET', 1, ([72, 101, 108, 108, 111, 32, 119, 111, 114, 108, 100, 13, 10], True)]
219222
1393555-1395291 uart: ['STOPBIT', 0, True]
220223
1377930-1395291 uart: ['FRAME', 0, (10, True)]
224+
1171672-1395291 uart: ['PACKET', 0, ([72, 101, 108, 108, 111, 32, 119, 111, 114, 108, 100, 13, 10], True)]
221225
1395247-1412608 uart: ['IDLE', 1, 0]
222226
1395291-1412652 uart: ['IDLE', 0, 0]
223227
1412608-1429969 uart: ['IDLE', 1, 0]
@@ -332,8 +336,10 @@
332336
2481786-2495675 uart: ['DATA', 0, (10, [[False, 2481786, 2483522], [True, 2483522, 2485258], [False, 2485258, 2486994], [True, 2486994, 2488731], [False, 2488731, 2490467], [False, 2490467, 2492203], [False, 2492203, 2493939], [False, 2493939, 2495675]])]
333337
2495631-2497367 uart: ['STOPBIT', 1, 1]
334338
2480006-2497367 uart: ['FRAME', 1, (10, True)]
339+
2273672-2497367 uart: ['PACKET', 1, ([72, 101, 108, 108, 111, 32, 119, 111, 114, 108, 100, 13, 10], True)]
335340
2495675-2497411 uart: ['STOPBIT', 0, True]
336341
2480050-2497411 uart: ['FRAME', 0, (10, True)]
342+
2273794-2497411 uart: ['PACKET', 0, ([72, 101, 108, 108, 111, 32, 119, 111, 114, 108, 100, 13, 10], True)]
337343
2497367-2514728 uart: ['IDLE', 1, 0]
338344
2497411-2514772 uart: ['IDLE', 0, 0]
339345
2514728-2532089 uart: ['IDLE', 1, 0]
@@ -448,8 +454,10 @@
448454
3583909-3597798 uart: ['DATA', 0, (10, [[False, 3583909, 3585645], [True, 3585645, 3587381], [False, 3587381, 3589117], [True, 3589117, 3590854], [False, 3590854, 3592590], [False, 3592590, 3594326], [False, 3594326, 3596062], [False, 3596062, 3597798]])]
449455
3597753-3599489 uart: ['STOPBIT', 1, 1]
450456
3582128-3599489 uart: ['FRAME', 1, (10, True)]
457+
3375793-3599489 uart: ['PACKET', 1, ([72, 101, 108, 108, 111, 32, 119, 111, 114, 108, 100, 13, 10], True)]
451458
3597798-3599534 uart: ['STOPBIT', 0, True]
452459
3582173-3599534 uart: ['FRAME', 0, (10, True)]
460+
3375915-3599534 uart: ['PACKET', 0, ([72, 101, 108, 108, 111, 32, 119, 111, 114, 108, 100, 13, 10], True)]
453461
3599489-3616850 uart: ['IDLE', 1, 0]
454462
3599534-3616895 uart: ['IDLE', 0, 0]
455463
3616850-3634211 uart: ['IDLE', 1, 0]
@@ -564,8 +572,10 @@
564572
4686031-4699920 uart: ['DATA', 0, (10, [[False, 4686031, 4687767], [True, 4687767, 4689503], [False, 4689503, 4691239], [True, 4691239, 4692976], [False, 4692976, 4694712], [False, 4694712, 4696448], [False, 4696448, 4698184], [False, 4698184, 4699920]])]
565573
4699878-4701614 uart: ['STOPBIT', 1, 1]
566574
4684253-4701614 uart: ['FRAME', 1, (10, True)]
575+
4477914-4701614 uart: ['PACKET', 1, ([72, 101, 108, 108, 111, 32, 119, 111, 114, 108, 100, 13, 10], True)]
567576
4699920-4701656 uart: ['STOPBIT', 0, True]
568577
4684295-4701656 uart: ['FRAME', 0, (10, True)]
578+
4478038-4701656 uart: ['PACKET', 0, ([72, 101, 108, 108, 111, 32, 119, 111, 114, 108, 100, 13, 10], True)]
569579
4701614-4718975 uart: ['IDLE', 1, 0]
570580
4701656-4719017 uart: ['IDLE', 0, 0]
571581
4718975-4736336 uart: ['IDLE', 1, 0]

0 commit comments

Comments
 (0)