Skip to content

Commit fc1c51b

Browse files
simonsterer061simonsterer061
authored
Initialize ttihp0p2
0 parents  commit fc1c51b

File tree

22 files changed

+839
-0
lines changed

22 files changed

+839
-0
lines changed

‎.devcontainer/Dockerfile‎

Lines changed: 27 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,27 @@
1+
ARG VARIANT=ubuntu-22.04
2+
FROM mcr.microsoft.com/vscode/devcontainers/base:${VARIANT}
3+
4+
ENV DEBIAN_FRONTEND=noninteractive
5+
ENV PDK_ROOT=~/ttsetup/pdk
6+
ENV PDK=sky130A
7+
8+
RUN apt update
9+
RUN apt install -y iverilog python3 python3-pip python3-venv python3-tk python-is-python3 libcairo2 verilator libpng-dev libqhull-dev
10+
11+
# Clone tt-support-tools
12+
RUN mkdir -p /ttsetup
13+
RUN git clone -b tt09 https://github.com/TinyTapeout/tt-support-tools /ttsetup/tt-support-tools
14+
15+
COPY test/requirements.txt /ttsetup/test_requirements.txt
16+
COPY .devcontainer/copy_tt_support_tools.sh /ttsetup
17+
18+
RUN pip3 install -r /ttsetup/test_requirements.txt -r /ttsetup/tt-support-tools/requirements.txt
19+
20+
# Install verible (for formatting)
21+
RUN umask 022 && \
22+
curl -L https://github.com/chipsalliance/verible/releases/download/v0.0-3795-gf4d72375/verible-v0.0-3795-gf4d72375-linux-static-x86_64.tar.gz | \
23+
tar zxf - -C /usr/local --strip-components=1 && \
24+
chmod 755 /usr/local/bin
25+
26+
# Install openlane
27+
RUN pip3 install openlane==2.1.5

‎.devcontainer/copy_tt_support_tools.sh‎

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
#! /bin/sh
2+
3+
if [ ! -L tt ]; then
4+
cp -R /ttsetup/tt-support-tools tt
5+
cd tt && git pull && cd ..
6+
fi

‎.devcontainer/devcontainer.json‎

Lines changed: 29 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,29 @@
1+
// For format details, see https://aka.ms/devcontainer.json. For config options, see the README at:
2+
// https://github.com/microsoft/vscode-dev-containers/tree/v0.183.0/containers/ubuntu
3+
{
4+
"name": "Tiny Tapeout Dev Container",
5+
"build": {
6+
"dockerfile": "Dockerfile",
7+
"context": ".."
8+
},
9+
"runArgs": [
10+
"--memory=10GB"
11+
],
12+
"customizations": {
13+
"vscode": {
14+
"settings": {
15+
"terminal.integrated.defaultProfile.linux": "bash"
16+
},
17+
"extensions": ["mshr-h.veriloghdl", "surfer-project.surfer"]
18+
}
19+
},
20+
"features": {
21+
"ghcr.io/devcontainers/features/docker-in-docker:2": {
22+
"moby": true,
23+
"azureDnsAutoDetection": true,
24+
"version": "latest",
25+
"dockerDashComposeVersion": "none"
26+
}
27+
},
28+
"postStartCommand": "/ttsetup/copy_tt_support_tools.sh"
29+
}

‎.github/workflows/docs.yaml‎

Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,17 @@
1+
name: docs
2+
3+
on:
4+
push:
5+
workflow_dispatch:
6+
7+
jobs:
8+
docs:
9+
runs-on: ubuntu-24.04
10+
steps:
11+
- name: Checkout repo
12+
uses: actions/checkout@v4
13+
with:
14+
submodules: recursive
15+
16+
- name: Build docs
17+
uses: TinyTapeout/tt-gds-action/docs@tt09

‎.github/workflows/fpga.yaml‎

Lines changed: 19 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,19 @@
1+
name: fpga
2+
3+
on:
4+
push:
5+
# Comment out (or remove) the following line to run the FPGA workflow on every push:
6+
branches: none
7+
workflow_dispatch:
8+
9+
jobs:
10+
fpga:
11+
runs-on: ubuntu-24.04
12+
steps:
13+
- name: checkout repo
14+
uses: actions/checkout@v4
15+
with:
16+
submodules: recursive
17+
18+
- name: FPGA bitstream for TT ASIC Sim (ICE40UP5K)
19+
uses: TinyTapeout/tt-gds-action/fpga/ice40up5k@tt09

‎.github/workflows/gds.yaml‎

Lines changed: 104 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,104 @@
1+
name: gds
2+
3+
on:
4+
push:
5+
workflow_dispatch:
6+
7+
jobs:
8+
gds:
9+
runs-on: ubuntu-24.04
10+
steps:
11+
- name: checkout repo
12+
uses: actions/checkout@v4
13+
with:
14+
submodules: recursive
15+
16+
- name: Build GDS
17+
uses: TinyTapeout/tt-gds-action/orfs@tt09
18+
19+
#precheck:
20+
# needs: gds
21+
# runs-on: ubuntu-24.04
22+
# steps:
23+
# - name: Run Tiny Tapeout Precheck
24+
# uses: TinyTapeout/tt-gds-action/precheck@tt09
25+
26+
gl_test:
27+
needs: gds
28+
runs-on: ubuntu-24.04
29+
env:
30+
PDK_ROOT: ${{ github.workspace }}/IHP-Open-PDK
31+
TEST_DIR: ${{ github.workspace }}/test
32+
steps:
33+
- name: checkout repo
34+
uses: actions/checkout@v4
35+
with:
36+
submodules: recursive
37+
38+
- name: Download GDS artifact
39+
uses: actions/download-artifact@v4
40+
with:
41+
name: tt_submission
42+
43+
- name: install PDK
44+
uses: actions/checkout@v4
45+
with:
46+
repository: tinytapeout/IHP-Open-PDK
47+
ref: tt
48+
path: IHP-Open-PDK
49+
50+
- name: Setup python
51+
uses: actions/setup-python@v5
52+
with:
53+
python-version: '3.11'
54+
55+
- name: Install Python packages
56+
shell: bash
57+
run: pip install -r test/requirements.txt
58+
59+
- name: ccache
60+
uses: hendrikmuhs/[email protected]
61+
62+
- name: Install iverilog
63+
shell: bash
64+
run: |
65+
wget https://github.com/htfab/iverilog/releases/download/13.0-git-d8c3c51/iverilog_13.0-git-d8c3c51a-1_amd64.deb
66+
sudo apt-get update -y
67+
sudo apt-get install -y ./iverilog_13.0-git-d8c3c51a-1_amd64.deb
68+
69+
- name: Run tests
70+
shell: bash
71+
run: |
72+
cp tt_submission/*.v "$TEST_DIR/gate_level_netlist.v"
73+
cd "$TEST_DIR"
74+
rm -f tb.vcd results.xml
75+
make clean
76+
GATES=yes make
77+
78+
# `make` will return success even if the tests fail, so check for failure in results.xml
79+
test -f results.xml
80+
! grep failure results.xml
81+
82+
- name: Upload VCD
83+
if: always()
84+
uses: actions/upload-artifact@v4
85+
with:
86+
name: gatelevel_test_vcd
87+
path: |
88+
${{ env.TEST_DIR }}/tb.vcd
89+
${{ env.TEST_DIR }}/results.xml
90+
91+
- name: Test Summary
92+
if: always()
93+
uses: test-summary/[email protected]
94+
with:
95+
paths: ${{ env.TEST_DIR }}/results.xml
96+
97+
viewer:
98+
needs: gds
99+
runs-on: ubuntu-24.04
100+
permissions:
101+
pages: write # to deploy to Pages
102+
id-token: write # to verify the deployment originates from an appropriate source
103+
steps:
104+
- uses: TinyTapeout/tt-gds-action/viewer@tt09

‎.github/workflows/test.yaml‎

Lines changed: 47 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,47 @@
1+
name: test
2+
on: [push, workflow_dispatch]
3+
jobs:
4+
test:
5+
runs-on: ubuntu-24.04
6+
steps:
7+
- name: Checkout repo
8+
uses: actions/checkout@v4
9+
with:
10+
submodules: recursive
11+
12+
- name: Install iverilog
13+
shell: bash
14+
run: sudo apt-get update && sudo apt-get install -y iverilog
15+
16+
# Set Python up and install cocotb
17+
- name: Setup python
18+
uses: actions/setup-python@v5
19+
with:
20+
python-version: '3.11'
21+
22+
- name: Install Python packages
23+
shell: bash
24+
run: pip install -r test/requirements.txt
25+
26+
- name: Run tests
27+
run: |
28+
cd test
29+
make clean
30+
make
31+
# make will return success even if the test fails, so check for failure in the results.xml
32+
! grep failure results.xml
33+
34+
- name: Test Summary
35+
uses: test-summary/[email protected]
36+
with:
37+
paths: "test/results.xml"
38+
if: always()
39+
40+
- name: upload vcd
41+
if: success() || failure()
42+
uses: actions/upload-artifact@v4
43+
with:
44+
name: test-vcd
45+
path: |
46+
test/tb.vcd
47+
test/results.xml

‎.gitignore‎

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,11 @@
1+
.DS_Store
2+
.idea
3+
*.vcd
4+
runs
5+
tt_submission
6+
src/user_config.json
7+
src/config_merged.json
8+
test/sim_build
9+
test/__pycache__/
10+
test/results.xml
11+
test/gate_level_netlist.v

‎.vscode/extensions.json‎

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
{
2+
"recommendations": [
3+
"mshr-h.veriloghdl",
4+
"surfer-project.surfer"
5+
]
6+
}

‎.vscode/settings.json‎

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
{
2+
"verilog.linting.linter": "verilator",
3+
"verilog.formatting.verilogHDL.formatter": "verible-verilog-format"
4+
}

0 commit comments

Comments
 (0)