The I2C bus going to the CPU GPIO header currently doesn't have pull-up resistors. If the CPU internal pull-ups are not enabled this leads to a bus error if no mezzanine with a pull-up on the I2C lines is plugged in. But the CPU internal pull-ups are also too large for nominal I2C spec.