Skip to content

Commit 0671cfa

Browse files
authored
Add serilog/serilog to SCIP index examples (#335)
Upload scip index for serilog/serilog
1 parent ea17ffd commit 0671cfa

File tree

1 file changed

+3
-0
lines changed

1 file changed

+3
-0
lines changed

.github/workflows/scip-examples.yaml

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -48,6 +48,9 @@ jobs:
4848
- repository: fmtlib/fmt
4949
scip_binary: scip-clang
5050
scip_args: ""
51+
- repository: serilog/serilog
52+
scip_binary: scip-dotnet
53+
scip_args: "index"
5154

5255
container: sourcegraph/${{ matrix.target.scip_binary }}:latest
5356
concurrency:

0 commit comments

Comments
 (0)