|
932 | 932 | ) |
933 | 933 |
|
934 | 934 | (define_insn_and_split "*movsi_aarch64" |
935 | | - [(set (match_operand:SI 0 "nonimmediate_operand" "=r,k,r,r,r,r,*w,m, m,r,r ,*w, r,*w,w") |
936 | | - (match_operand:SI 1 "aarch64_mov_operand" " r,r,k,M,n,m, m,rZ,*w,Usa,Ush,rZ,w,*w,Ds"))] |
| 935 | + [(set (match_operand:SI 0 "nonimmediate_operand" "=r,k,r,r,r,r,w, m, m, r, r, w,r,w, w") |
| 936 | + (match_operand:SI 1 "aarch64_mov_operand" " r,r,k,M,n,m,m,rZ,*w,Usa,Ush,rZ,w,w,Ds"))] |
937 | 937 | "(register_operand (operands[0], SImode) |
938 | 938 | || aarch64_reg_or_zero (operands[1], SImode))" |
939 | 939 | "@ |
|
966 | 966 | ) |
967 | 967 |
|
968 | 968 | (define_insn_and_split "*movdi_aarch64" |
969 | | - [(set (match_operand:DI 0 "nonimmediate_operand" "=r,k,r,r,r,r,r,*w,m, m,r,r, *w,r,*w,w") |
970 | | - (match_operand:DI 1 "aarch64_mov_operand" " r,r,k,N,M,n,m, m,rZ,*w,Usa,Ush,rZ,w,*w,Dd"))] |
| 969 | + [(set (match_operand:DI 0 "nonimmediate_operand" "=r,k,r,r,r,r,r,w, m,m, r, r, w,r,w, w") |
| 970 | + (match_operand:DI 1 "aarch64_mov_operand" " r,r,k,N,M,n,m,m,rZ,w,Usa,Ush,rZ,w,w,Dd"))] |
971 | 971 | "(register_operand (operands[0], DImode) |
972 | 972 | || aarch64_reg_or_zero (operands[1], DImode))" |
973 | 973 | "@ |
|
1023 | 1023 |
|
1024 | 1024 | (define_insn "*movti_aarch64" |
1025 | 1025 | [(set (match_operand:TI 0 |
1026 | | - "nonimmediate_operand" "=r, *w,r ,*w,r,m,m,*w,m") |
| 1026 | + "nonimmediate_operand" "=r, w,r,w,r,m,m,w,m") |
1027 | 1027 | (match_operand:TI 1 |
1028 | | - "aarch64_movti_operand" " rn,r ,*w,*w,m,r,Z, m,*w"))] |
| 1028 | + "aarch64_movti_operand" " rn,r,w,w,m,r,Z,m,w"))] |
1029 | 1029 | "(register_operand (operands[0], TImode) |
1030 | 1030 | || aarch64_reg_or_zero (operands[1], TImode))" |
1031 | 1031 | "@ |
|
0 commit comments