Skip to content

Commit b4471fb

Browse files
nseidlenseidle
committed
Add 47uF cap
1 parent 0a212f8 commit b4471fb

File tree

3 files changed

+339
-15
lines changed

3 files changed

+339
-15
lines changed

‎Footprints/SparkFun-Capacitor.pretty/PANASONIC_C.kicad_mod

Lines changed: 50 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,50 @@
1+
(footprint "PANASONIC_C" (version 20221018) (generator pcbnew)
2+
(layer "F.Cu")
3+
(descr "<b>Panasonic Aluminium Electrolytic Capacitor VS-Serie Package E</b>")
4+
(fp_text reference "REF**" (at 0 -2.667) (layer "F.Fab")
5+
(effects (font (size 0.5 0.5) (thickness 0.1) bold) (justify bottom))
6+
(tstamp 796bfa0d-3eb6-45d7-8ff7-9ff51d68d69e)
7+
)
8+
(fp_text value "PANASONIC_C" (at 0 3.048) (layer "F.Fab")
9+
(effects (font (size 0.5 0.5) (thickness 0.1) bold) (justify top))
10+
(tstamp e9c195b8-ca3a-4203-b80d-bbfba97fecf7)
11+
)
12+
(fp_line (start -2.6 -2.45) (end -2.6 -0.35)
13+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp a3d1228b-9e08-46e0-ae25-354b44bac473))
14+
(fp_line (start -2.6 -2.45) (end 1.6 -2.45)
15+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 2517cbf6-745c-4454-8c38-25a9f76db0d3))
16+
(fp_line (start -2.6 2.85) (end -2.6 0.75)
17+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 4b127b11-bd9c-4db6-abec-7c64c29fe152))
18+
(fp_line (start 1.6 -2.45) (end 2.7 -1.35)
19+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 8a6df61f-9440-4763-98bb-0147f2da8fc7))
20+
(fp_line (start 1.6 2.85) (end -2.6 2.85)
21+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp d1ba0462-cc98-4bf1-8aee-7b215c2689fb))
22+
(fp_line (start 2.7 -1.35) (end 2.7 -0.35)
23+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 6098825e-42ee-4087-8153-2511cd291cf4))
24+
(fp_line (start 2.7 1.75) (end 1.6 2.85)
25+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp c9cd27ec-5eed-481d-bb1a-6bddcaf50235))
26+
(fp_line (start 2.7 1.75) (end 2.7 0.7)
27+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 00e24063-fafa-4302-906c-1d932994d3c9))
28+
(fp_arc (start -2.4 -0.35) (mid 0.045371 -2.30101) (end 2.449999 -0.3)
29+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 6c570574-63f4-46b6-9f3e-cb24aa083df4))
30+
(fp_arc (start 2.5 0.7) (mid 0.070009 2.685977) (end -2.400001 0.75)
31+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp e6a0a4aa-bcf7-486f-8edd-9cd7847f520e))
32+
(fp_line (start -2.6 -2.45) (end -2.6 2.85)
33+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp d2e785ed-1e91-429e-ae18-4a009c4c5aa2))
34+
(fp_line (start -2.6 -2.45) (end 1.6 -2.45)
35+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp b1d8a509-b43e-4c7b-a28a-0084e56e9e5d))
36+
(fp_line (start 1.6 -2.45) (end 2.7 -1.35)
37+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp 4792b5b7-8a38-4b4d-83f9-420179873717))
38+
(fp_line (start 1.6 2.85) (end -2.6 2.85)
39+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp 87a4dce8-6799-48fe-afa5-9e7040293efb))
40+
(fp_line (start 2.7 -1.35) (end 2.7 1.75)
41+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp ed5a35e7-ef2f-4117-bd8c-2f8d8b6a7b29))
42+
(fp_line (start 2.7 1.75) (end 1.6 2.85)
43+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp 18e651ec-3273-4825-9019-ea2188ab7a01))
44+
(fp_circle (center 0.05 0.2) (end 2.5504 0.2)
45+
(stroke (width 0.1016) (type solid)) (fill none) (layer "F.Fab") (tstamp b2fe242a-0678-460d-a58b-9ef4dc203df0))
46+
(pad "+" smd rect (at 1.9 0.2) (size 2.2 0.65) (layers "F.Cu" "F.Paste" "F.Mask")
47+
(solder_mask_margin 0.1016) (thermal_bridge_angle 45) (tstamp 16c95e9f-efa6-449c-a708-2a94700dd7da))
48+
(pad "-" smd rect (at -1.8 0.2) (size 2.2 0.65) (layers "F.Cu" "F.Paste" "F.Mask")
49+
(solder_mask_margin 0.1016) (thermal_bridge_angle 45) (tstamp 6955ad24-0389-4cb6-b255-7e1feefad0f5))
50+
)

‎Footprints/SparkFun-Capacitor.pretty/PANASONIC_D.kicad_mod

Lines changed: 82 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,82 @@
1+
(footprint "PANASONIC_D" (version 20221018) (generator pcbnew)
2+
(layer "F.Cu")
3+
(descr "<b>Panasonic Aluminium Electrolytic Capacitor VS-Series Package D8</b>")
4+
(fp_text reference "REF**" (at 0 -3.429) (layer "F.Fab")
5+
(effects (font (size 0.5 0.5) (thickness 0.1) bold) (justify bottom))
6+
(tstamp 529d692c-543b-4514-b964-caabb426d91a)
7+
)
8+
(fp_text value "PANASONIC_D" (at 0 3.429) (layer "F.Fab")
9+
(effects (font (size 0.5 0.5) (thickness 0.1) bold) (justify top))
10+
(tstamp 9b2f7691-a876-4e5e-8f00-850d27d11d12)
11+
)
12+
(fp_line (start -3.25 -3.25) (end 1.55 -3.25)
13+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 757df174-dbd1-46d9-ac88-78ce5359682a))
14+
(fp_line (start -3.25 -0.95) (end -3.25 -3.25)
15+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 48735ed1-0976-4f23-987b-59e0c46eff86))
16+
(fp_line (start -3.25 3.25) (end -3.25 0.95)
17+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 23d98cf7-c096-4975-b2bb-efdc654f701b))
18+
(fp_line (start 1.55 -3.25) (end 3.25 -1.55)
19+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp f8f2c528-0fbe-4f9a-9c29-e15c4954ef97))
20+
(fp_line (start 1.55 3.25) (end -3.25 3.25)
21+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 28da3d9d-b9bd-40d2-9ab8-882e537c1883))
22+
(fp_line (start 3.25 -1.55) (end 3.25 -0.95)
23+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 432d8f08-adbe-4735-b669-d13900cbe649))
24+
(fp_line (start 3.25 0.95) (end 3.25 1.55)
25+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp 566769c1-796c-440b-9104-c242f9fb6fa7))
26+
(fp_line (start 3.25 1.55) (end 1.55 3.25)
27+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp fac8c3f8-8dee-4fc0-9625-5d0777d94398))
28+
(fp_arc (start -2.95 -0.95) (mid 0 -3.099193) (end 2.95 -0.95)
29+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp ff387264-562d-47ce-a1d6-23f1f2cd8513))
30+
(fp_arc (start 2.95 0.95) (mid 0 3.099193) (end -2.95 0.95)
31+
(stroke (width 0.2032) (type solid)) (layer "F.SilkS") (tstamp a73bd248-27e2-443a-8695-962280db5dfe))
32+
(fp_line (start -3.25 -3.25) (end 1.55 -3.25)
33+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp abcc88c4-f2a5-4280-b0e6-ecc653b2e2b0))
34+
(fp_line (start -3.25 3.25) (end -3.25 -3.25)
35+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp 23906552-21a0-42df-b722-24746893f0f6))
36+
(fp_line (start -2.1 -2.25) (end -2.1 2.2)
37+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp cac1fb62-dde6-463f-8180-c184bfaeaff4))
38+
(fp_line (start 1.55 -3.25) (end 3.25 -1.55)
39+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp 27b42867-d935-4015-80c3-82cc38fa319d))
40+
(fp_line (start 1.55 3.25) (end -3.25 3.25)
41+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp 5cc4f9ce-c658-468a-84ae-83e20fb79789))
42+
(fp_line (start 3.25 -1.55) (end 3.25 1.55)
43+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp 4ae9f179-c304-4bd4-900f-9f73b0d7560d))
44+
(fp_line (start 3.25 1.55) (end 1.55 3.25)
45+
(stroke (width 0.1016) (type solid)) (layer "F.Fab") (tstamp e2a22ff7-00d1-42ea-9d0d-9bd298da62a2))
46+
(fp_circle (center 0 0) (end 3.1 0)
47+
(stroke (width 0.1016) (type solid)) (fill none) (layer "F.Fab") (tstamp 194c2350-de81-486d-a2f4-4c0b3cd98742))
48+
(fp_poly
49+
(pts
50+
(xy -3.65 0.35)
51+
(xy -3.05 0.35)
52+
(xy -3.05 -0.35)
53+
(xy -3.65 -0.35)
54+
)
55+
56+
(stroke (width 0) (type default)) (fill solid) (layer "F.Fab") (tstamp 90ac860a-1292-44ee-ba27-d1acc9c8828e))
57+
(fp_poly
58+
(pts
59+
(xy 3.05 0.35)
60+
(xy 3.65 0.35)
61+
(xy 3.65 -0.35)
62+
(xy 3.05 -0.35)
63+
)
64+
65+
(stroke (width 0) (type default)) (fill solid) (layer "F.Fab") (tstamp 7bd89a26-c7a8-4066-ad56-4db1fba9bfad))
66+
(fp_poly
67+
(pts
68+
(xy -2.0992 2.29482)
69+
(xy -2.59303 1.677532)
70+
(xy -2.948952 0.965688)
71+
(xy -3.101464 -0.00022)
72+
(xy -2.949103 -0.914387)
73+
(xy -2.643864 -1.626611)
74+
(xy -2.0992 -2.292312)
75+
)
76+
77+
(stroke (width 0) (type default)) (fill solid) (layer "F.Fab") (tstamp 6bb89405-e3eb-4ae8-b1a7-187450d87a8b))
78+
(pad "+" smd rect (at 2.4 0) (size 3 1.4) (layers "F.Cu" "F.Paste" "F.Mask")
79+
(solder_mask_margin 0.1016) (thermal_bridge_angle 45) (tstamp a19fc6f3-2b06-4068-91c8-ab54b5fbfb79))
80+
(pad "-" smd rect (at -2.4 0) (size 3 1.4) (layers "F.Cu" "F.Paste" "F.Mask")
81+
(solder_mask_margin 0.1016) (thermal_bridge_angle 45) (tstamp 78856e0c-a583-41c5-b184-f5fca885ef00))
82+
)

0 commit comments

Comments
 (0)