Skip to content

Commit 4880c7c

Browse files
jr-ossSh3Rm4n
authored andcommitted
Add fix to CHANGELOG
1 parent 085bf1b commit 4880c7c

File tree

1 file changed

+3
-0
lines changed

1 file changed

+3
-0
lines changed

CHANGELOG.md

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -21,6 +21,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
2121
### Fixed
2222

2323
- Missing `MosiPin` impl for `PB5` ([#322])
24+
- Read valid data from data register even if reception of next character
25+
has started ([#317])
2426

2527
## [v0.9.0] - 2022-03-06
2628

@@ -562,6 +564,7 @@ let clocks = rcc
562564

563565
[#322]: https://github.com/stm32-rs/stm32f3xx-hal/pull/322
564566
[#318]: https://github.com/stm32-rs/stm32f3xx-hal/pull/318
567+
[#317]: https://github.com/stm32-rs/stm32f3xx-hal/pull/317
565568
[#314]: https://github.com/stm32-rs/stm32f3xx-hal/pull/314
566569
[#309]: https://github.com/stm32-rs/stm32f3xx-hal/pull/309
567570
[#308]: https://github.com/stm32-rs/stm32f3xx-hal/pull/308

0 commit comments

Comments
 (0)